Product Selection Guides
|
|
- Περσεύς Ρόκας
- 5 χρόνια πριν
- Προβολές:
Transcript
1 Product Selection Guides
2 table of contents February 203 Zynq All Programmable SoCs Series FPGAs... 3 Virtex -6 FPGAs... 6 Spartan -6 FPGAs... 7 Virtex-5 FPGAs... 8 CPLD Products... 0 Configuration Storage Solutions... ISE Design Suite...3 Aerospace & Defense...4 Automotive Xilinx Boards and Kits Xilinx IP Cores, Reference Designs, and Instructor Led Training Courses... 3 Xilinx Productivity Advantage... 32
3 Zynq All Programmable SoCs Processing System Programmable Logic Speed Grades Packages Zynq All Programmable SoC Device Name Z-700 Z-7020 Z-7030 Z-7045 Part Number XC7Z00 XC7Z020 XC7Z030 XC7Z045 Processor Core Processor Extensions Maximum Frequency L Cache L2 Cache On-Chip Memory External Memory y Support () External Static Memory Support () DMA Channels Peripherals Peripherals w/ built-in DMA () Security (2) Processing System to Programmable Logic Interface Ports (Primary Interfaces & Interrupts Only) Xilinx 7 Series Programmable Logic Equivalent Programmable Logic Cells (Approximate ASIC Gates (3) ) Look-Up Tables (LUTs) Flip-Flops Extensible Block RAM (# 36 Kb Blocks) Programmable DSP Slices (8x25 MACCs) Peak DSP Performance (Symmetric( y FIR) ) PCI Express (Root Complex or Endpoint) Agile Mixed Signal (AMS) / XADC () Security (2) Commercial (0C to 85C) Extended (0C to 00C) Industrial (-40C to 00C) Artix -7 FPGA 35, GMACs 800 MHz Dual ARM Cortex -A9 MPCore with CoreSight NEON & Single / Double Precision Floating Point for each processor 32 KB Instruction, 32 KB Data per processor 52 KB 256 KB DDR3, DDR2, LPDDR2 2x Quad-SPI, NAND, NOR 8 (4 dedicated to Programmable Logic) 2x UART, 2x CAN 2.0B, 2x I2C, 2x SPI, 4x 32b GPIO 2x AXI 32b Master, 2x AXI 32b Slave, 4x AXI 64b/32b Memory AXI 64b ACP 6 Interruptst t GHz 2x USB 2.0 (OTG), 2x Tri-mode Gigabit Ethernet, 2x SD/SDIO AES and SHA 256b Decryption and Authentication for Secure Boot Artix -7 FPGA 06, GMACs Kintex -7 FPGA 28K Logic Cells (~430K) 85K Logic Cells (~.3M) 25K Logic Cells (~.9M) 7,600 53, KB (60) 560 KB (40) 78,600 57,200,060 KB (265) GMACs Kintex -7 FPGA 350K Logic Cells (~5.2M) 28, ,200 2,80 KB (545) 900,334 GMACs Package Type (4) CLG225 () CLG400 CLG400 CLG484 FBG484 FBG676 FFG676 FBG676 FFG676 FFG900 Size (mm) 3x3 7x7 7x7 9x9 23x23 27x27 27x27 27x27 27x27 3x3 Pitch (mm) Processing System User I/Os (excludes DDR dedicated I/Os) (5) Multi-Standards and Multi-Voltage SelectIO TM Interfaces (.2V,.35V,.5V,.8V, 2.5V, 3.3V) Multi-Standards and Multi-Voltage High Performance SelectIO Interfaces (.2V,.35V,.5V,.8V) Gen2 x4 2x 2 bit, MSPS ADCs with up to 7 Differential Inputs AES and SHA 256b Decryption and Authentication for Secure Programmable Logic Configuration - -2, -3 -, -2 Gen2 x8 Serial Transceivers Maximum Transceiver Speed (Speed Grade Dependant) N/A N/A N/A N/A 6.6 Gb/s 6.6 Gb/s 2.5 Gb/s 6.6 Gb/s 2.5 Gb/s 2.5 Gb/s XMP087 (v.6.) Notes:. Z-700 in CLG225 has restrictions on PS peripherals, Memory interfaces and I/Os. Please refer to the Technical Reference Manual for more details. 2. Security block is shared by the Processing System and the Programmable Logic. 3. Equivalent ASIC gate count is dependent of the function implemented. The assumption is Logic Cell = ~5 ASIC Gates. 4. Devices in the same package are pin-to-pin compatible. FBG676 and FFG676 are also pin-to-pin compatible. 5. Static memory interface combined with the usage of many peripherals could require more than 54 I/Os. In that case, the designer can use the Programmable Logic SelectIO interface. 6. Preliminary product information. Subject to change. Please contact your Xilinx representative for the latest information. 2
4 Virtex -7 fpgas Logic Resources Memory Resources Clocking I/O Resources Embedded IP Resources Speed Grades Footprint Compatible Footprint Compatible Footprint Compatible Footprint Compatible Package (5) Part Number EasyPath Cost Reduction Solutions () XC7V585T XC7V2000T XC7VX330T XC7VX45T XC7VX485T XC7VX550T XC7VX690T XC7VX980T XC7VX40T XC7VH580T XC7VH870T XCE7V585T XCE7V2000T XCE7VX330T XCE7VX45T XCE7VX485T XCE7VX550T XCE7VX690T XCE7VX980T XCE7VX40T 9, ,400 5,000 64,400 75,900 86,600 08,300 53,000 78,000 90,700 36, ,720,954, ,400 42,60 485, , ,20 979,200,39, , ,60 728,400 2,443, ,000 55, , , ,400,224,000,424, ,600,095,200 6,938 2,550 4,388 6,525 8,75 8,725 0,888 3,838 7,700 8,850 3, , ,030,80,470,500, ,40 28,620 46,52 27,000 3,680 37,080 42,480 52,920 54,000 67,680 33,840 50, , , , ,260 2,60,20 2,60 2,800 2,880 3,600 3,600 3,360,680 2, GTZ Gb/s Transceivers 8 6 Area Slices Logic Cells CLB Flip-Flops Maximum Distributed RAM (Kb) Block RAM/FIFO w/ ECC (36 Kb each) Total Block RAM (Kb) CMTs ( MMCM + PLL) Maximum Single-Ended I/O Maximum Differential I/O Pairs DSP48E Slices PCI Express Gen2 PCI Express Gen3 Agile Mixed Signal (AMS) / XADC Configuration AES / HMAC Blocks GTX 2.5 Gb/s Transceivers (2) GTH 3. Gb/s Transceivers (3) Commercial Extended (4) Industrial Flip chip, fine pitch BGA (.0 mm ball spacing) -, -2 -, -2 -, -2 -, -2 -, -2 -, -2 -, -2 -, -2 -, -2 -, -2 -, -2-2L, -3-2L, -2G -2L, -3-2L, -3-2L, -3-2L, -3-2L, -3-2L -2L, -2G -2L, -2G -2L, -2G -, , -2 -, -2 -, -2 -, -2 -, FFG57 35 x 35 mm 0, 600 (20, 0) 0, 600 (0, 20) 0, 600 (0, 20) 0, 600 (20, 0) 0, 600 (0, 20) FFG x 42.5 mm 00, 750 (36, 0) 50, 650 (0, 28) 0, 700 (28, 0) 0, 850 (0, 36) FHG76 45 x 45 mm 0, 850 (36, 0) FLG925 FFG58 45 x 45 mm 35 x 35 mm Virtex-7 FPGAs Optimized for Highest System Performance and Capacity (.0V, 0.9V) (.0V, 0.9V) 0, 200 (6, 0) Available User I/O: 3.3V SelectI/O TM Pins,.8V SelectI/O Pins (GTX, GTH Transceivers) 0, 350 (0, 48) 0, 350 (48, 0) 0, 350 (0, 48) 20 0, 350 (0, 48) FFG x 45 mm 0, 720 (0, 64) 0, 720 (0, 64) FLG x 45 mm 0, 720 (0, 64) 8 24 (.0V) 2 8.8V SelectIO Pins (GTH, GTZ) FFG x 45 mm 0, 600 (0, 48) 0, 600 (56, 0) 0, 600 (0, 80) 0, 600 (0, 80) FFG x 45 mm 0, 480 (0, 72) FLG x 45 mm 0, 480 (0, 96) FFG x 45 mm 0, 700 (24, 0) 0, 000 (0, 24) 0, 900 (0, 24) FLG x 45 mm 0, 00 (0, 24) Ceramic flip chip, fine pitch BGA (.0 mm ball spacing) HCG55 35 x 35 mm 400 (24, 8) HCG93 45 x 45 mm 600 (48, 8) 650 (48, 8) HCG x 45 mm 300 (48, 8) 300 (72, 6) XMP084 (v4.6) Notes:. EasyPath solutions provide a fast and conversion-free path for cost reduction Gb/s support in "-3E", "-2GE" speed/temperature grade; Gb/s support in "2C", "-2LE", and "-2I" speed grade Gb/s support in "-3E". "-2GE" speed grade;.3 Gb/s support in "2C", "-2LE" and "-2I" speed/temperature grades G only applies to Stacked Silicon Interconnect devices and supports 2.5G GTX, 3.G GTH, 28.05G GTZ with -2 fabric. 5. Leaded package options ("FFxxxx"/"FLxxxx"/"FHxxxx"/"HCxxxx") available for all packages. 3
5 Kintex -7 fpgas Kintex-7 FPGAs Optimized for Best Price-Performance (.0V, 0.9V) Part Number XC7K70T XC7K60T XC7K325T XC7K355T XC7K40T XC7K420T XC7K480T EasyPath Cost Reduction Solutions () XCE7K355T XCE7K40T XCE7K420T XCE7K480T Slices 0,250 25,350 50,950 55,650 63,550 65,50 74,650 Logic Resources Logic Cells CLB Flip-Flops 65,600 62, , ,60 406,720 46, ,760 82, , , , ,400 52, ,200 Memory Resources Maximum Distributed RAM (Kbits) Block RAM/FIFO w/ ECC (36Kbits each) Total Block RAM (Kbits) ,860 2,88 325,700 4, ,020 5, ,740 5, ,620 5, ,060 6, ,380 Clock Resources CMTs ( MMCM + PLL) I/O Resources Maximum Single-Ended I/O Maximum Differential I/O Pairs DSP48E Slices ,440,540,680,920 Embedded Hard IP Resources PCI Express (2) Agile Mixed Signal (AMS) / XADC Configuration AES / HMAC Blocks GTX 2.5 Gb/s Transceivers Commercial -, -2 -, -2 -, -2 -, -2 -, -2 -, -2 -, -2 Speed Grades Extended -2L, -3-2L, -3-2L, -3-2L, -3-2L, -3-2L, -3-2L, -3 Industrial -, -2 -, -2 -, -2 -, -2 -, -2 -, -2 -, -2 Package (4) Dimensions (mm) Available User I/O: 3.3V SelectIO TM Pins,.8V SelectIO Pins (GTX Transceivers) FBG x 23 85, 00 (4) 85, 00 (4) Footprint Compatible FBG676 FFG x x , 00 (8) 250, 50 (8) 250, 50 (8) 250, 50 (8) 250, 50 (8) 250, 50 (8) 250, 50 (8) Footprint Compatible FBG900 3 x 3 350, 50 (6) 350, 50 (6) FFG900 3 x 3 350, 50 (6) 350, 50 (6) FFG90 3 x 3 300, 0 (24) 380, 0 (28) 380, 0 (28) FFG56 35 x , 0 (32) 400, 0 (32) FBG.0mm Lidless flip-chip; FFG:.0mm Flip-chip fine-pitch XMP085 (v3.5) Notes:. EasyPath solutions provide a fast and conversion-free path for cost reduction. 2. Hard block supports PCI Express Base 2. specification at Gen and Gen2 data rates. Gen3 supported with soft IP. 3. Leaded package options ("FBxxx" or "FFxxx") available for the following Kintex-7 devices: XC7K60T, XC7K325T, XC7K355T, XC7K40T, XC7K420T, XC7K480T 4. Preliminary product information, subject to change. Please contact your Xilinx representative for the latest information. 4
6 Artix -7 fpgas Logic Resources Memory Resources Clock Resources CMTs ( MMCM + PLL) Maximum Single-Ended I/O I/O Resources Maximum Differential I/O Pairs Embedded Hard IP Resources Speed Grades Footprint Compatible Footprint Compatible (2), (3) Package Dimensions CPG236 CSG325 CSG484 Artix -7 FPGAs Optimized for Lowest Cost and Lowest Power Applications (.0V, 0.9V) Artix-7 SL FPGAs Artix-7 SLT FPGAs Artix-7 T FPGAs Advance Advance Part Number XC7A20SL XC7A35SL XC7A50SL XC7A75SL XC7A20SLT XC7A35SLT XC7A50SLT XC7A75SLT XC7A00T XC7A200T Slices 2,500 5,42 8,200,94 2,500 5,42 8,200,94 5,850 33,650 Logic Cells 6,000 32,909 52,480 7,642 6,000 32,909 52,480 7,642 0,440 25,360 CLB Flip-Flops 20,000 4,36 65,600 89,552 20,000 4,36 65,600 89,552 26, ,200 Maximum Distributed RAM (Kbits) ,88 2,888 Block RAM/FIFO w/ ECC (36Kbits each) Total Block RAM (Kbits),080 2,340 3,420 4,500,080 2,340 3,420 4,500 4,860 3,40 (mm) 0 x 0 DSP48E Slices PCI Express () Agile Mixed Signal (AMS) / XADC Configuration AES / HMAC Blocks GTP Transceivers (6.6 Gb/s Max Rate) 5 x 5 9 x 9 Commercial Extended Industrial , -2 -, -2 -, -2 -, -2 -, -2 -, -2 -, -2 -, -2 -, -2 -, -2-2L, -3-2L, -3-2L, -3-2L, -3-2L, -3-2L, -3-2L, -3-2L, -3-2L, -3-2L, -3 -, -2 -, -2 -, -2 -, -2 -, -2 -, -2 -, -2 -, -2 -, -2 -, -2 48, 52 08, 08 48, 52 08, 08 Available User I/O: 3.3V SelectI/O HR I/O, 3.3V SelectI/O HD I/O Pins (GTP Transceivers) 44, 56 44, 56 CPG237 0 x 0 48, 52 () 48, 52 () CSG326 5 x 5 08, 77 (4) 08, 77 (4) 08, 77 (4) 08, 77 (4) CSG485 9 x 9 08, 08 (4) 08, 08 (4) 26, 08 (6) 26, 08 (6) FGG x 27 44, 56 (8) 44, 56 (8) CSG324 5 x 5 20 (0) FTG256 7 x 7 70 (0) Available User I/O: 3.3V SelectI/O HR I/O Pins (GTP Transceivers) SBG484 9 x (4) FGG x (4) FBG x (4) FGG x (8) FBG x (8) FFG56 35 x (6) XMP086 (v4.2) CPG: 0.5mm Wire-bond chip-scale; CSG: 0.8mm Wire-bond chip-scale; FTG:.0mm Wire-bond fine-pitch; SBG: 0.8mm Lidless flip-chip; FGG:.0mm Wire-bond fine-pitch; FBG.0mm Lidless flip-chip; FFG:.0mm Flip-chip fine-pitch Notes:. Supports PCI Express Base 2. specification at Gen and Gen2 data rates. 2. Leaded package option available for all packages. 3. Device migration is available within the Artix-7 family for like packages but is not supported between other 7 series families. 5
7 Virtex -6 fpgas 6
8 SPARTAN -6 fpgas 7
9 Virtex -5 fpgas 8
10 Virtex -5 fpgas 9
11 CPLD PRODUCTS 0
12 CONFIGURATION SOLUTIONS
13 CONFIGURATION SOLUTIONS 2
14 DESIGN TOOLS ISE DESIGN SUITE ISE Design Suite Device Support ISE WebPACK Tool ISE Design Suite Logic Edition Embedded Edition DSP Edition System Edition ISE Design Suite Comparison Table ISE WebPACK Tool (Device Limited) Logic Edition Embedded Edition DSP Edition System Edition Virtex FPGAs Kintex FPGAs Artix FPGAs Virtex-4 FPGAs Virtex-4 FPGAs ISE Foundation Tools with ISE Simulator (ISim) LX: XC4VLX5, XC4VLX25 LX: All PlanAhead Design Analysis Tool SX: XC4VSX25 SX: All ChipScope Pro Logic Analyzer FX: XC4VFX2 FX: All ChipScope Pro Serial I/O Toolkit Embedded Development Kit (EDK) * * * Virtex-5 FPGAs Virtex-5 FPGAs Software Development Kit (SDK) LX: XC5VLX30, XC5VLX50 LX: All System Generator for DSP LXT: XC5VLX20T - XC5VLX50T LXT: All * Device Limited to Zynq-7000 EPP Z700, Z7020, Z7030 devices only FXT: XC5VFX30T SXT: All Virtex-6 FPGAs XCLX75T Virtex-7 FPGAs None FXT: All Virtex-6 FPGAs All Virtex-7 FPGAs All Kintex-7 FPGAs Kintex-7 FPGAs XC7K70T, XC7K60T All Artix-7 FPGAs: XC7A00T, XC7A200T Artix-7 FPGAs: All Targeted Stand-Alone Products Software Development Kit (SDK) ChipScope Pro and ChipScope Pro Serial I/O Toolkit Embedded Development Kit (EDK) System Generator for DSP Usage Embedded software developers who do not require ISE tools Lab Environments ISE WebPACK Tool Users Zynq Extensible Zynq-7000 EPP: Processing Platform XC7Z00, XC7Z020, XC7Z030 Zynq-7000 EPP: All Spartan FPGAs Spartan-3 FPGAs XC3S50 - XC3S500 Spartan-3A FPGAs All Spartan-3AN FPGAs All Spartan-3A DSP FPGAs XC3SD800A Spartan-3E FPGAs All Spartan-6 FPGAs XC6SLX4 - XC6SLX75T XA (Xilinx Automotive) Spartan-3 FPGAs All XA (Xilinx Automotive) Spartan-6 FPGAs All Spartan-3 FPGAs: All Spartan-3A FPGAs: All Spartan-3AN FPGAs: All Spartan-3 DSP FPGAs: All Spartan-3E FPGAs: All Spartan-6 FPGAs: All XA (Xilinx Automotive) ISE Design Suite Operating System Support ISE Design Entry and Implementation Tools ISE Simulator (ISim) CoolRunner XPLA3 CoolRunner-II CPLDs All ISE WebPACK ChipScope Pro and ChipScope Pro Serial I/O Toolkit Embedded Development Kit (EDK) and Platform Studio XC9500 Series All (Except 9500XV Family) Software Development Kit (SDK) System Generator for DSP XMP075 (v3.0) -Bit* ows XP Professional 32/64- Windo it* ows 7 Professional 32/64-B Windo ows Server 2008 Windo 2/64-bit 2/65-bit Red H Hat Enterprise Linux 5 WS3 Red H Hat Enterprise Linux 6 WS3 -bit Linux Enterprise 32/64 SUSE *US and Japanese: Full Support. Chinese: Limited Support. 3
15 Zynq -7000Q All Programmable SoCs Processing System Programmable Logic Zynq -7000Q All Programmable SoC Device Name Z-7020 Z-7030 Z-7045 Part Number XQ7Z020 XQ7Z030 XQ7Z045 Processor Core Processor Extensions Maximum Frequency L Cache L2 Cache On-Chip Memory External Memory Support Dual ARM Cortex -A9 MPCore with CoreSight NEON & Single / Double Precision Floating Point for each processor 733 MHz 32 KB Instruction, 32 KB Data per processor 52 KB 256 KB DDR3, DDR2, LPDDR2 External Static Memory Support 2x Quad-SPI, NAND, NOR DMA Channels 8 (4 dedicated to Programmable Logic) Peripherals 2x UART, 2x CAN 2.0B, 2x I2C, 2x SPI, 4x 32b GPIO Peripherals w/ Built-in DMA 2x USB 2.0 (OTG), 2x Tri-mode Gigabit Ethernet, 2x SD/SDIO Security () AES and SHA 256b Decryption and Authentication for Secure Boot Processing System to Programmable Logic Interface Ports (Primary Interfaces & Interrupts Only) 2x AXI 32b Master, 2x AXI 32b Slave, 4x AXI 64b/32b Memory AXI 64b ACP 6 Interrupts Kintex -7Q FPGA 25K Logic Cells (~.9M) 78,600 57,200,060 KB (265) 400 x4 Gen2 2x 2 bit, MSPS ADCs with up to 7 Differential Inputs Xilinx 7 Series Programmable Logic Equivalent Artix -7Q FPGA Kintex -7Q FPGA Programmable Logic Cells (Approximate ASIC Gates (2) ) 85K Logic Cells (~.3M) 350K Logic Cells (~5.2M) Look-Up Tables (LUTs) 53,200 28,600 Flip-Flops 06, ,200 Extensible Block RAM (36 Kb Blocks) 560 KB (40) 2,80 KB (545) Programmable DSP Slices (8x25 MACCs) PCI Express (Root Complex or Endpoint) x8 Gen2 Analog Mixed Signal (AMS) / XADC Security () AES and SHA 256b Decryption and Authentication for Secure Programmable Logic Configuration Speed Grades Packages Q-Temp ( 40 C to 25 C) Industrial ( 40 C to 00 C) Package Type (3) CL400 CL , -2 RB484 (5) RF676 RF676 Size (mm) 7x7 9x9 23x23 27x27 27x27 Pitch (mm) Processing System User I/Os (excludes DDR dedicated I/Os) (4) Multi-Standards and Multi-Voltage SelectIO TM Interfaces (.2V,.35V,.5V,.8V, 2.5V, 3.3V) Multi-Standards and Multi-Voltage High Performance SelectIO Interfaces (.2V,.35V,.5V,.8V) Serial Transceivers Maximum Transceiver Speed (Speed Grade Dependent) N/A N/A 6.6 Gb/s Gb/s Gb/s XMP092 (v.0) Notes:. Security block is shared by the Processing System and the Programmable Logic. 2. Equivalent ASIC gate count is dependent of the function implemented. The assumption is Logic Cell = ~5 ASIC Gates. 3. Devices in the same package are pin-to-pin compatible. 4. Static memory interface combined with the usage of many peripherals could require more than 54 I/Os. In that case, the designer can use the Programmable Logic SelectIO interface. 5. RB484 is a ruggedized version of FB484 (4-corner lid added). 6. Preliminary product information. Subject to change. Please contact your Xilinx representative for the latest information. 4
16 Virtex -7Q T Defense-Grade fpgas Virtex-7Q T FPGAs Part Number XQ7V585T XQ7VX330T XQ7VX485T XQ7VX690T XQ7VX980T Logic Resources Memory Resources Clock Resources I/O Resources Embedded Hard IP Resources Speed Grades Slices () Logic Cells (2) CLB Flip-Flops Maximum Distributed RAM (Kb) Block RAM/FIFO w/ ECC (36 Kb each) Total Block RAM (Kb) Mixed Mode Clock Managers (MMCM) Maximum Single-Ended I/O (3) Maximum Differential I/O Pairs DSP48E Slices PCI Express Gen 2 Interface Blocks PCI Express Gen 3 Interface Blocks Analog Front End (XADC) / SysMon Blocks Package Dimensions (mm) RF57 Configuration AES / HMAC Blocks GTX Gb/s Transceivers (4) GTH.3 Gb/s Transceivers (5) Extended Temp (0 to +00 C) Industrial Temp ( 40 to +00 C) Military Temp ( 55 to +25 C) 35 x 35 9,050 5,000 75,900 08,300 53, , , , ,20 979, , , , ,400,224,000 6,938 4,388 8,75 0,888 3, ,030 28,620 27,000 37,080 52,920 54, ,260,20 2,800 3,600 3, L -, -2-0, 600 (20, 0) L -, -2-0, 600 (0, 20) L -, -2 -,470 20, , -2 0, 600 (0, 20) RF x , 750 (36, 0) 50, 650 (0,28) 0, 700 (28,0) 0, 850 (0,36) RF x 45 0, 700 (24,0) 0, 000(0,24) 0,900 (0,24) XMP09 (v.0) Notes:. A single Virtex-7 FPGA CLB comprises two slices, with each containing four 6-input LUTs and eight Flip-Flops, for a total of eight 6-LUTs and 6 Flip-Flops per CLB. 2. Virtex-7 FPGA logic cell ratings reflect the increased logic capacity offered by the 6-input LUT architecture. 3. Refer to data sheet for details on I/O standards support Gb/s support in -2 speed grade Gb/s support in -2 speed grade. 6. This is preliminary product information, subject to change. Please contact A&D Marketing for the latest information. Available User I/O: 3.3V SelectIO Pins,.8V SelectIO Pins (GTX, GTH Transceivers), L - 5
17 Kintex -7Q T Defense-Grade fpgas Kintex-7Q T FPGAs Part Number XQ7K325T XQ7K40T Slices 50,950 63,550 Logic Resources Logic Cells 326, ,720 CLB Flip-Flops 407, ,400 Maximum Distributed RAM (Kb) 4,000 5,663 Memory Block RAM/FIFO w/ ECC (36 Kb each) Resources Total Block RAM (Kb) 6,020 28,620 Clock Resources Mixed Mode Clock Managers (MMCM) 0 0 I/O Resources Maximum Single-Ended I/O Maximum Differential I/O Pairs DSP48E Slices 840,540 Embedded PCI Express () Hard IP Analog Front End (XADC) / SysMon Blocks Resources Configuration AES / HMAC Blocks GTX Gb/s Transceivers 6 6 Extended Temp (0 to +00 C) -2L -2L Speed Grades Industrial Temp ( 40 to +00 C) -, -2 -, -2 Military Temp ( 55 to +25 C) - - Package RF676 RF900 Dimensions (mm) 27 x 27 3 x 3 250, 50 (8) 350, 50 (6) Notes:. Supports PCI Express Base 2. specification at Gen and Gen2 data rates. 2. This is preliminary product information, subject to change. Please contact A&D Marketing for the latest information. Available User I/O: 3.3V SelectIO Pins,.8V SelectIO Pins (GTX Transceivers) 250, 50 (8) 350, 50 (6) XMP090 (v.0) 6
18 Artix -7Q T Defense-Grade fpgas Artix-7Q T FPGAs Part Number XQ7A00T XQ7A200T Slices 5,850 33,650 Logic Resources Logic Cells 0,440 25,360 CLB Flip-Flops 26, ,200 Maximum Distributed RAM (Kb),88 2,888 Memory Block RAM/FIFO w/ ECC (36 Kb each) Resources Total Block RAM (Kb) 4,860 3,40 Clock Resources Mixed Mode Clock Managers (MMCM) 6 0 I/O Resources Maximum Single-Ended I/O Maximum Differential I/O Pairs DSP48E Slices Embedded PCI Express () Hard IP Analog Front End (XADC) / SysMon Blocks Resources Configuration AES / HMAC Blocks GTP 5.4/ 6.6 Gb/s Transceivers 4 8 Speed Grades Industrial Temp ( 40 to 00 C) -, -2 -, -2 Military Temp ( 55 to 25 C) - - Package (2) Dimensions (mm) Available User I/O: 3.3V SelectIO Pins (GTP Transceivers) Notes: CS324 FG484 5 x 5 23 x (0) 285 (4) RB484 (3) 23 x (4) RB676 (3) 27 x (8) RS484 (4) 9 x (4). Supports PCI Express Base 2. specification at Gen and Gen2 data rates. 2. Design migration is available within the Artix-7Q family for like packages, but is not supported between other 7 Series families. (CS: 0.8 mm wire-bond chip-scale. FG:.0 mm wire-bond fine-pitch.) 3. RB484 & RB676 are ruggedized versions (4-corner lid added) of FB484 and FB676 packages. (FB:.0 mm flip-chip bare-die.) 4. RS484 is a ruggedized version (4-corner lid added) of SB484 package. Feasibility of this lid is in process. (SB: 0.8 mm flip-chip bare-die.) 5. This is preliminary product information, subject to change. Please contact A&D Marketing for the latest information. XMP089 (v.0) 7
19 Spartan -6Q Defense-Grade fpgas 8
20 Virtex -5Q Defense-Grade fpgas 9
21 Virtex -4Q, VIRTEX-II PRO XQ, and VIRTEX-II XQ Defense-Grade fpgas 20
22 Virtex -5QV, VIRTEX-4QV, VIRTEX-IIXQR, And VIRTEX-XQR Defense-Grade fpgas 2
23 XILINX AEROSPACE and DEFENSE SOLUTIONS 22
24 XA Zynq All Programmable SoCs Processing System Device Name Part Number Processor Core Processor Extensions Maximum Frequency L Cache L2 Cache On-Chip Memory External Memory Support () External Static Memory Support () DMA Channels Peripherals Peripherals w/ built-in DMA () Security (2) Processing System to Programmable Logic Interface Ports (Primary Interfaces & Interrupts Only) Xilinx 7 Series Programmable Logic Equivalent Programmable Logic Cells (Approximate ASIC Gates (3) ) Look-Up Tables (LUTs) Flip-FlopsFlops XA Zynq All Programmable SoC Z-700 Z-7020 XA7Z00 Dual ARM Cortex -A9 MPCore with CoreSight NEON & Single / Double Precision Floating Point for each processor 667 MHz 32 KB Instruction, 32 KB Data per processor 52 KB 256 KB DDR3, DDR2, LPDDR2 2x Quad-SPI, NAND, NOR 8 (4 dedicated to Programmable Logic) 2x UART, 2x CAN 2.0B, 2x I2C, 2x SPI, 4x 32b GPIO 2x USB 2.0 (OTG), 2x Tri-mode Gigabit Ethernet, 2x SD/SDIO AES and SHA 256b Decryption y and Authentication for Secure Boot Artix -7 FPGA 28K Logic Cells (~430K) 7,600 2x AXI 32b Master, 2x AXI 32b Slave, 4x AXI 64b/32b Memory AXI 64b ACP 6 Interrupts XA7Z020 Artix -7 FPGA 85K Logic Cells (~.3M) 53,200 35,200 06,400 Programmable Logic Extensible Block RAM (# 36 Kb Blocks) 240 KB (60) 560 KB (40) Speed Grades Packages Programmable DSP Slices (8x25 MACCs) Peak DSP Performance (Symmetric FIR) Agile Mixed Signal (AMS) / XADC () Security (2) Industrial (-40C to 00C) Automotive (-40C to 25C) GMACs 2x 2 bit, MSPS ADCs with up to 7 Differential Inputs AES and SHA 256b Decryption and Authentication for Secure Programmable Logic Configuration GMACs Package Type (4) CLG225 () CLG400 CLG400 CLG484 Size (mm) Pitch (mm) 3x3 0.8 Processing System User I/Os (excludes DDR dedicated I/Os) (5) Multi-Standards and Multi-Voltage SelectIO TM Interfaces (.2V,.35V,.5V,.8V, 2.5V, 3.3V) Notes:. Z-700 in CLG225 has restrictions on PS peripherals, Memory interfaces, and I/Os. Please refer to the Technical Reference Manual for more details Security block is shared by the Processing System and the Programmable Logic. 3. Equivalent ASIC gate count is dependent of the function implemented. The assumption is Logic Cell = ~5 ASIC Gates. 4. Devices in the same package are pin-to-pin compatible. 5. Static memory interface combined with the usage of many peripherals could require more than 54 I/Os. In that case, the designer can use the Programmable Logic SelectIO interface. 6. Preliminary product information. Subject to change. Please contact your Xilinx representative for the latest information. 7x x x XMP088 (v.0) 23
25 SPARTAN -6 LX and LXT fpgas 24
26 SPARTAN -3 and SPARTAN-3E fpgas 25
27 SPARTAN -3A and SPARTAN-3A DSP fpgas 26
28 XA9500XL and COOLRUNNER -II FAMILIES 27
29 XILINX BOARDS AND KITS 28
30 XILINX BOARDS AND KITS 29
31 XILINX BOARDS AND KITS 30
32 XILINX IP CORES, REFERENCE DESIGNS, AND INSTRUCTOR LED TRAINING COURSES 3
33 XI LI NX PRODUCTIVITY ADVANTAG E 32
34 Corporate Headquarters Xilinx, Inc. 200 Logic Drive San Jose, CA 9524 USA Tel: Europe Xilinx Europe One Logic Drive Citywest Business Campus Saggart, County Dublin Ireland Tel: Japan Xilinx K.K. Art Village Osaki Central Tower 4F -2-2 Osaki, Shinagawa-ku Tokyo Japan Tel: japan.xilinx.com Asia Pacific Pte. Ltd. Xilinx, Asia Pacific 5 Changi Business Park Singapore Tel: DISCLAIMER The information disclosed to you hereunder (the Materials ) is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: () Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of the Limited Warranties which can be viewed at IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in Critical Applications: AUTOMOTIVE APPLICATIONS DISCLAIMER XILINX PRODUCTS ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE, OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS APPLICATIONS RELATED TO: (I) THE DEPLOYMENT OF AIRBAGS, (II) CONTROL OF A VEHICLE, UNLESS THERE IS A FAIL-SAFE OR REDUNDANCY FEATURE (WHICH DOES NOT INCLUDE USE OF SOFTWARE IN THE XILINX DEVICE TO IMPLEMENT THE REDUNDANCY) AND A WARNING SIGNAL UPON FAILURE TO THE OPERATOR, OR (III) USES THAT COULD LEAD TO DEATH OR PERSONAL INJURY. CUSTOMER ASSUMES THE SOLE RISK AND LIABILITY OF ANY USE OF XILINX PRODUCTS IN SUCH APPLICATIONS. Distributed by: Copyright 203 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. ARM Cortex, MPCore, and CoreSight are trademarks of ARM in the EU and other countries. PCI, PCI Express, PCIe, and PCI-X are trademarks of PCI-SIG. All other trademarks are the property of their respective owners.
ΤΕΧΝΟΛΟΓΙΕΣ ΥΛΟΠΟΙΗΣΗΣ ΨΗΦΙΑΚΩΝ ΣΥΣΤΗΜΑΤΩΝ
ΤΕΧΝΟΛΟΓΙΕΣ ΥΛΟΠΟΙΗΣΗΣ ΨΗΦΙΑΚΩΝ ΣΥΣΤΗΜΑΤΩΝ Υλοποίηση ΥΛΟΠΟΙΗΣΗ ΨΗΦΙΑΚΩΝ ΣΥΣΤΗΜΑΤΩΝ ΔΙΑΚΡΙΤΑ ΣΤΟΙΧΕΙΑ ΟΛΟΚΛΗΡΩΜΕΝΑ ΚΥΚΛΩΜΑΤΑ ΑΝΑΔΙΑΜΟΡΦΩΣΙΜΟ ΥΛΙΚΟ Ο.Κ. ΕΙΔΙΚΟΥ ΣΚΟΠΟΥ (VLSI) FULL CUSTOM (Reconfigurable
Precision Metal Film Fixed Resistor Axial Leaded
Features EIA standard colour-coding Non-Flame type available Low noise and voltage coefficient Low temperature coefficient range Wide precision range in small package Too low or too high ohmic value can
Distributed by: www.jameco.com -800-83-4242 The content and copyrights of the attached material are the property of its owner. Single-Chip Voice Record/Playback Devices 60-, 75-, 90-, and 20-Second Durations
POWER OVER ETHERNET (PoE) MAGNETICS
RoHS-5 peak reflow temperature rating 35 C RoHS-6 peak reflow temperature rating 45 C IEEE 80.3af/ANSI X3.63 compliant performance Designed for IP phone or switch applications Electrical Specifications
High Speed, Low Loss Multi-layer Materials
Data Sheet High Speed, Low Loss Multilayer Materials Laminate R5725 Prepreg R5620 UL/ANSI IPC4101 Slash Sheet FR4 Primary:/91 Secondary:/102(*) Jul. 2013 No.13070132 No.; 130701321 Property Units Test
Data Sheet High Reliability Glass Epoxy Multi-layer Materials (High Tg & Low CTE type) Laminate R-1755V Prepreg R-1650V
Data Sheet High Reliability Glass Epoxy Multi-layer Materials (High Tg & Low CTE type) Laminate R-1755V Prepreg R-1650V Nov. 2015 No.15111336 Specification / Laminate R-1755V No.; 15111336-1 Property Units
Surface Mount Aluminum Electrolytic Capacitors
FEATURES CYLINDRICAL V-CHIP CONSTRUCTION LOW COST, GENERAL PURPOSE, 2000 HOURS AT 85 O C NEW EXPANDED CV RANGE (up to 6800µF) ANTI-SOLVENT (2 MINUTES) DESIGNED FOR AUTOMATIC MOUNTING AND REFLOW SOLDERING
- 1 - Υπηρεσίες τρίτων
Υπηρεσίες τρίτων Εάν χρησιμοποιείτε υπηρεσίες τρίτων για το ΠΡΟΪΟΝ, η χρήση των υπηρεσιών υπόκειται στις ακόλουθες προϋποθέσεις. Όταν έχετε πρόσβαση ή/και αποκτήσει περιεχόμενο τρίτων (όπως κείμενο, εικόνες,
Πνεσμαηικά Γικαιώμαηα 2006 Ίδρσμα ECDL (ECDL Foundation - www.ecdl.org)
Έθδνζε 1.5 PEOPLECERT Hellas A.E - Φορέας Πιζηοποίηζης Ανθρώπινοσ Γσναμικού Κνξαή 3, 105 64 Αζήλα, Τει.: 210 372 9100, Fax: 210 372 9101, e-mail: info@peoplecert.org, www.peoplecert.org Πνεσμαηικά Γικαιώμαηα
! " # $ &,-" " (.* & -" " ( /* 0 (1 1* 0 - (* 0 #! - (#* 2 3( 4* 2 (* 2 5!! 3 ( * (7 4* 2 #8 (# * 9 : (* 9
"# " # $ "%%" & '" (' )' * & + (' )' * &,-" " (.* & -" " ( /* 0 (1 1* 0 - (* 0 # - (#* 2 # - (#* 2 3( 4* 2 (* 2 5 3 ( * 2 6 3 (7 4* 2 #8 (# * 9 : (* 9 #" " 5,1 < = " = #+ +# 9 ' :> # &? + # & ISD i " @
NPN SILICON OSCILLATOR AND MIXER TRANSISTOR
FEATURES NPN SILICON OSCILLATOR AND MIXER TRANSISTOR LOW COST HIGH GAIN BANDWIDTH PRODUCT: ft = MHz TYP LOW COLLECTOR TO BASE TIME CONSTANT: CC r b'b = 5 ps TYP LOW FEEDBACK CAPACITANCE: CRE=.55 pf TYP
RoHS ASPI. Test Condition. DCR IDC Marking
-3D, 4D, 5D, 6D FEATURES: Magnetic shielded for low radiation Low profile, compact size Large Terminal surface for good PCB bonding Low DCR, High Energy storage, suitable for large currents Ideal for a
SMD Transient Voltage Suppressors
SMD Transient Suppressors Feature Full range from 0 to 22 series. form 4 to 60V RMS ; 5.5 to 85Vdc High surge current ability Bidirectional clamping, high energy Fast response time
NMBTC.COM /
Common Common Vibration Test:... Conforms to JIS C 60068-2-6, Amplitude: 1.5mm, Frequency 10 to 55 Hz, 1 hour in each of the X, Y and Z directions. Shock Test:...Conforms to JIS C 60068-2-27, Acceleration
Μικροηλεκτρονική - VLSI
ΕΛΛΗΝΙΚΗ ΔΗΜΟΚΡΑΤΙΑ Ανώτατο Εκπαιδευτικό Ίδρυμα Πειραιά Τεχνολογικού Τομέα Μικροηλεκτρονική - VLSI Ενότητα 4.1: Μέθοδοι Υλοποίησης Ολοκληρωμένων Κυκλωμάτων Κυριάκης - Μπιτζάρος Ευστάθιος Τμήμα Ηλεκτρονικών
Αρχιτεκτονική Σχεδίαση Ασαφούς Ελεγκτή σε VHDL και Υλοποίηση σε FPGA ΙΠΛΩΜΑΤΙΚΗ ΕΡΓΑΣΙΑ
ΕΘΝΙΚΟ ΜΕΤΣΟΒΙΟ ΠΟΛΥΤΕΧΝΕΙΟ ΣΧΟΛΗ ΗΛΕΚΤΡΟΛΟΓΩΝ ΜΗΧΑΝΙΚΩΝ ΚΑΙ ΜΗΧΑΝΙΚΩΝ ΥΠΟΛΟΓΙΣΤΩΝ ΤΟΜΕΑΣ ΣΗΜΑΤΩΝ, ΕΛΕΓΧΟΥ ΚΑΙ ΡΟΜΠΟΤΙΚΗΣ Αρχιτεκτονική Σχεδίαση Ασαφούς Ελεγκτή σε VHDL και Υλοποίηση σε FPGA ΙΠΛΩΜΑΤΙΚΗ
Shape Square. Tolerance of Varistor Voltage For Varistor voltage<68, Special For Varistor voltage 68, 10% Lead Wire Type Straight Cut Lead
Leaded Varistor for urge uppression VP eries Operating Temp. : -40 ~ +85 FEATURE Fast response Excellent clamping ratio, high peak current and pulse energy withstanding characteristics, providing strong
EΘΝΙΚΟ ΚΑΙ ΚΑΠΟΔΙΣΤΡΙΑΚΟ ΠΑΝΕΠΙΣΤΗΜΙΟ ΑΘΗΝΩΝ ΕΙΔΙΚΟΣ ΛΟΓΑΡΙΑΣΜΟΣ ΚΟΝΔΥΛΙΩΝ ΕΡΕΥΝΑΣ ΓΡΑΜΜΑΤΕΙΑ ΕΠΙΤΡΟΠΗΣ ΕΡΕΥΝΩΝ ΑΝΑΡΤΗΤΕΑ ΣΤΟ ΚΗΜΔΗΣ & ΣΤΗ ΔΙΑΥΓΕΙΑ
EΘΝΙΚΟ ΚΑΙ ΚΑΠΟΔΙΣΤΡΙΑΚΟ ΠΑΝΕΠΙΣΤΗΜΙΟ ΑΘΗΝΩΝ ΕΙΔΙΚΟΣ ΛΟΓΑΡΙΑΣΜΟΣ ΚΟΝΔΥΛΙΩΝ ΕΡΕΥΝΑΣ ΓΡΑΜΜΑΤΕΙΑ ΕΠΙΤΡΟΠΗΣ ΕΡΕΥΝΩΝ ΑΝΑΡΤΗΤΕΑ ΣΤΟ ΚΗΜΔΗΣ & ΣΤΗ ΔΙΑΥΓΕΙΑ Πρόσκληση εκδήλωσης ενδιαφέροντος 45005/2015 στο πλαίσιο
38BXCS STANDARD RACK MODEL. DCS Input/Output Relay Card Series MODEL & SUFFIX CODE SELECTION 38BXCS INSTALLATION ORDERING INFORMATION RELATED PRODUCTS
DCS Input/Output Relay Card Series STANDARD RACK MODEL 38BXCS MODEL & SUFFIX CODE SELECTION 38BXCS MODEL CONNECTOR Y1 :Yokogawa KS2 cable use Y2 :Yokogawa KS9 cable use Y6 :Yokogawa FA-M3/F3XD32-3N use
MCRH Series High Temp. Electrolytic Capacitors
Features: General purpose. Wide CV value range. Safety vent construction products, ECRH series are guaranteed for 000 hours at C. High temperature radial leaded electrolytic. Supplied loose with straight
INPAQ Global RF/Component Solutions
MCB & MHC W Series Specification Product Name Series Multilayer Chip Ferrite Bead MCB & MHC W Series Size EIAJ 1005/1608/2012/3216/4516 MCB and MHC Series Chip Ferrite Bead for Automotive Applications
Modbus basic setup notes for IO-Link AL1xxx Master Block
n Modbus has four tables/registers where data is stored along with their associated addresses. We will be using the holding registers from address 40001 to 49999 that are R/W 16 bit/word. Two tables that
Instruction Execution Times
1 C Execution Times InThisAppendix... Introduction DL330 Execution Times DL330P Execution Times DL340 Execution Times C-2 Execution Times Introduction Data Registers This appendix contains several tables
RF series Ultra High Q & Low ESR capacitor series
RF series Ultra High Q & Low ESR capacitor series FAITHFUL LINK Features Application» High Q and low ESR performance at high frequency» Telecommunication products & equipments:» Ultra low capacitance to
0.635mm Pitch Board to Board Docking Connector. Lead-Free Compliance
.635mm Pitch Board to Board Docking Connector Lead-Free Compliance MINIDOCK SERIES MINIDOCK SERIES Features Specifications Application.635mm Pitch Connector protected by Diecasted Zinc Alloy Metal Shell
Προσαρμογή προβολής. Έκδοση 4.5. Οδηγός διαχειριστή
Προσαρμογή προβολής Έκδοση 4.5 Οδηγός διαχειριστή Ιούλιος 2016 www.lexmark.com Περιεχόμενα 2 Περιεχόμενα Ιστορικό αλλαγών...3 Επισκόπηση... 4 Ρύθμιση παραμέτρων της εφαρμογής... 5 Πρόσβαση στον Embedded
Metal thin film chip resistor networks
Metal thin film chip resistor networks AEC-Q200 Compliant Features Relative resistance and relative TCR definable among multiple resistors within package. Relative resistance : ±%, relative TCR: ±1ppm/
Specification. code ±1.0 ±1.0 ±1.0 ±1.0 ±0.5 approx (g)
High CV-value Long Life > 10 years at 50 C Low ESR and ESL High stability, 10 years shelf life Optimized designs available on request RoHS Compliant application Basic design Smoothing, energy storage,
ΤΕΧΝΙΚΕΣ ΠΡΟ ΙΑΓΡΑΦΕΣ ΕΞΟΠΛΙΣΜΟΥ
ΤΕΧΝΙΚΕΣ ΠΡΟ ΙΑΓΡΑΦΕΣ ΕΞΟΠΛΙΣΜΟΥ Α. κεντρικός εξυπηρετητής τεµάχια : 5 (πέντε) Ολα τα µέρη του προσφερόµενου εξοπλισµού να είναι του ιδίου κατασκευαστή. Αριθµός µονάδων. 5 Τα τµήµατα που συνθέτουν το σύστηµα
Technical Information Efficiency and Derating SUNNY BOY / SUNNY TRIPOWER / SUNNY MINI CENTRAL
Technical Information Efficiency and Derating SUNNY BOY / SUNNY TRIPOWER / SUNNY MINI CENTRAL WirkungDerat-TI-en-40 Version 4.0 ENGLISH Legal Provisions SMA Solar Technology AG Legal Provisions The information
FEATURES APPLICATION PRODUCT T IDENTIFICATION PRODUCT T DIMENSION MAG.LAYERS
FEATURES RoHS compliant. Super low resistance, ultra high current rating. High performance (I sat) realized by metal dust core. Frequency Range: up to 1MHz. APPLICATION PDA, notebook, desktop, and server
Performance of Charcoal Cookstoves for Haiti, Part 1: Results from the Water Boiling Test
LBNL 5021E Performance of Charcoal Cookstoves for Haiti, Part 1: Results from the Water Boiling Test Kayje Booker, Tae Won Han, Jessica Granderson, Jennifer Jones, Kathleen Lask, Nina Yang, Ashok Gadgil
LR Series Metal Alloy Low-Resistance Resistor
Tel : 881745 Fax : 881749 LR Series Metal Alloy LowResistance Resistor This specification is applicable to lead free, halogen free of RoHS directive for metal alloy lowresistance resistor. The product
Λογικά σύμβολα των CPU, RAM, ROM και I/O module
Μικροϋπολογιστές Λογικά σύμβολα των CPU, RAM, ROM και I/O module Data CPU Data Data Address RAM Control Address Control External Data Data Address Control I/O module External Data External Control ROM
1.575 GHz GPS Ceramic Chip Antenna Ground cleared under antenna, clearance area 4.00 x 4.25 mm / 6.25 mm. Pulse Part Number: W3011 / W3011A
W0 Datasheet version. ceramic antenna. (09/08).575 GHz Ceramic Chip Antenna Ground cleared under antenna, clearance area x 4.5 mm / 6.5 mm. Pulse Part Number: W0 / W0A Features - Omni directional radiation
Bring Your Own Device (BYOD) Legal Challenges of the new Business Trend MINA ZOULOVITS LAWYER, PARNTER FILOTHEIDIS & PARTNERS LAW FIRM
Bring Your Own Device (BYOD) Legal Challenges of the new Business Trend MINA ZOULOVITS LAWYER, PARNTER FILOTHEIDIS & PARTNERS LAW FIRM minazoulovits@phrlaw.gr What is BYOD? Information Commissioner's Office
Operating Temperature Range ( C) ±1% (F) ± ~ 1M E-24 NRC /20 (0.05) W 25V 50V ±5% (J) Resistance Tolerance (Code)
FEATURES EIA STANDARD SIZING 0201(1/20), 0402(1/16), 0603(1/10), 0805(1/8), 1206(1/4), 1210(1/3), 2010(3/4) AND 2512(1) METAL GLAZED THICK FILM ON HIGH PURITY ALUMINA SUBSTRATE..(CERMET) PROVIDES UNIFORM
Οδηγίες Εγγραφής στις Εξετάσεις για Ανεξάρτητους Υποψηφίους
Οδηγίες Εγγραφής στις Εξετάσεις για Ανεξάρτητους Υποψηφίους Ιανουάριος 2017 Έκδοση 4.1 Απρίλιος 2018 Έκδοση 04.2 PeopleCert Certifying Professionals E-mail: info@peoplecert.org, www.peoplecert.org Copyright
Microsoft Visual Studio 2005. Γιώργος Καµαρινός Developer Programs Marketing Manager Microsoft Hellas
Microsoft Visual Studio 2005 καισυνδροµέςmsdn Γιώργος Καµαρινός Developer Programs Marketing Manager Microsoft Hellas PΗrΣogress ηµερινή Rep ort Παρ ουσίαση Τι είναι το.net De? veloper Roadma Τα p νέα
Bulletin 1489 UL489 Circuit Breakers
Bulletin 489 UL489 Circuit Breakers Tech Data 489-A Standard AC Circuit Breaker 489-D DC Circuit Breaker 489-A, AC Circuit Breakers 489-D, DC Circuit Breakers Bulletin 489-A Industrial Circuit Breaker
DESKTOP - Intel processor reference chart
DESKTOP - Intel processor reference chart Family Intel Turbo Boost 7 - Max Turbo 4th Generation Intel Core i7 and i5 Family (22nm) Cores / Intel HD Graphics Intel vpro 1, i7-4960x 3.6 4.0 1866 15 MB L3
CMOS Technology for Computer Architects
CMOS Technology for Computer Architects Iakovos Mavroidis Giorgos Passas Manolis Katevenis Lecture 13: On chip SRAM Technology FORTH ICS / EURECCA & UoC GREECE ABC A A E F A BCDAECF A AB C DE ABCDAECF
«Σχεδίαση Εφαρμογών Ψηφιακδη Συστημάτοη με τη Γλώσσα \ HDL»
ΤΕΙ ΚΑΒΑΛΑΣ ΣΧΟΛΗ ΤΕΧΝΟΑΟηΚίίΝ ΕΦΑΡΜΟΓίΣΝ ΤΜΗΜΑ ΒΙΟΜΗΧΑΝΙΚΗΣ ΠΛΗΡΟΦΟΡΙΚΗΣ ΠΤΥΧΙΑΚΗ ΕΡΓΑΣΙΑ «Σχεδίαση Εφαρμογών Ψηφιακδη Συστημάτοη με τη Γλώσσα \ HDL» ΟΝΟΜΑΤΕΠΩΝΥ ΜΟ ΣΙ10ΥΧΛΣΤΩΝ ΕΥΘΥΜΙΑ Μ1ΧΑΗΛΙΔΟΥ ΑΕΜ:
The Nottingham eprints service makes this work by researchers of the University of Nottingham available open access under the following conditions.
Luevorasirikul, Kanokrat (2007) Body image and weight management: young people, internet advertisements and pharmacists. PhD thesis, University of Nottingham. Access from the University of Nottingham repository:
Monolithic Crystal Filters (M.C.F.)
Monolithic Crystal Filters (M.C.F.) MCF (MONOLITHIC CRYSTAL FILTER) features high quality quartz resonators such as sharp cutoff characteristics, low loss, good inter-modulation and high stability over
SoC. Zynq-7000 SoC -. /0 3 ) CPU. ARM Cortex-A9. .! : &+ 9, ;5 : A9 ARM Cortex ARM V7-A. Trust zone R C0 IJ6 +
ارائه شده توسط: سايت ه فا مرجع جديد مقا ت ه شده از ن ت معت Zynq 7000 SoC Zynq7000 SoC.!" xilinx SoC Zynq R 7000. /0 A9 Cortex TM ) *+, # $%&' (.!3 405+ 5 6 * 28 Xilinx (PL) 12 (PS) 78 9 )"+ 78 " 0! PS
Type SLPX 85 C Snap-In Aluminum Electrolytic Best Value 85 C Snap-In Type
Type SLPX is the best value package snap-in series for 85 ºC, 3000 h operation. This series is the most cost-effective choice for DC fltering and power supply applications where long life and high ripple
1000 VDC 1250 VDC 125 VAC 250 VAC J K 125 VAC, 250 VAC
Metallized Polyester Film Capacitor Type: ECQE(F) Non-inductive construction using metallized Polyester film with flame retardant epoxy resin coating Features Self-healing property Excellent electrical
3 V, 900 MHz Si MMIC AMPLIFIER
V, 9 MHz Si MMIC AMPLIFIER UPC77T FEATURES LOW VOLTAGE - LOW CURRENT: ma at V LOW POWER CONSUMPTION: mw TYP SUPER SMALL PACKAGE TAPE AND REEL PACKAGING OPTION AVAILABLE DESCRIPTION The UPC77T is a Silicon
First Sensor Quad APD Data Sheet Part Description QA TO Order #
Responsivity (/W) First Sensor Quad PD Data Sheet Features Description pplication Pulsed 16 nm laser detection RoHS 211/65/EU Light source positioning Laser alignment ø mm total active area Segmented in
Type 947D Polypropylene, High Energy Density, DC Link Capacitors
Type 947D series uses the most advanced metallized film technology for long life and high reliability in DC Link applications. This series combines high capacitance and very high ripple current capability
Scrum framework: Γεγονότα
Ψηφιακή ανάπτυξη Course Unit #1 : Κατανοώντας τις βασικές σύγχρονες ψηφιακές αρχές Thematic Unit #2 : Ευέλικτες (Agile) μέθοδοι για την ανάπτυξη λογισμικού Learning Objective : Scrum framework: Γεγονότα
Προσωπική Aνάπτυξη. Ενότητα 2: Διαπραγμάτευση. Juan Carlos Martínez Director of Projects Development Department
Προσωπική Aνάπτυξη Ενότητα 2: Διαπραγμάτευση Juan Carlos Martínez Director of Projects Development Department Unit Scope Σε αυτή την ενότητα θα μελετήσουμε τα βασικά των καταστάσεων διαπραγμάτευσης winwin,
Electrical Specifications at T AMB =25 C DC VOLTS (V) MAXIMUM POWER (dbm) DYNAMIC RANGE IP3 (dbm) (db) Output (1 db Comp.) at 2 f U. Typ.
Surface Mount Monolithic Amplifiers High Directivity, 50Ω, 0.5 to 5.9 GHz Features 3V & 5V operation micro-miniature size.1"x.1" no external biasing circuit required internal DC blocking at RF input &
3 V, 1500 MHz Si MMIC WIDEBAND AMPLIFIER
V, MHz Si MMIC WIDEBAND AMPLIFIER UPC7T FEATURES WIDE FREQUENCY RESPONSE: MHz LOW VOLTAGE OPERATION: V NOMINAL (. MIN) LOW POWER CONSUMPTION:. mw TYP SUPER SMALL PACKAGE TAPE AND REEL PACKAGING OPTION
Configurations: Dimension (mm) B (max) A (max) 0.20 IWCCG1005. Inductance Range IWCCG ~ IWCCG ~ 1000 IWCCG
Configurations: FEATURES High frequency. Highest possible SRFs as well as excellent Q values. The wire is wound directed on the core at a precision pitch. RoHS Compliant. APPLICATION Pagers, Cordless phones
TaxiCounter Android App. Περδίκης Ανδρέας ME10069
TaxiCounter Android App Περδίκης Ανδρέας ME10069 Content Android Operating System Development Tools Taxi Counter Algorithm Design Development Process Android Operating System Android is a Linux-based operating
Εγκατάσταση λογισμικού και αναβάθμιση συσκευής Device software installation and software upgrade
Για να ελέγξετε το λογισμικό που έχει τώρα η συσκευή κάντε κλικ Menu > Options > Device > About Device Versions. Στο πιο κάτω παράδειγμα η συσκευή έχει έκδοση λογισμικού 6.0.0.546 με πλατφόρμα 6.6.0.207.
IWCSeries FEATURES APPLICATION ORDERING CODE TRIGON COMPONENTS. Configurations: Dimension (mm) IWC C G 1608 K 22N T (1) (2) (3) (4) (5) (6) (7)
Configurations: FEATURES High frequency. Highest possible SRFs as well as excellent Q values. The wire is wound directed on the core at a precision pitch. RoHS Compliant. APPLICATION Pagers, Cordless phones
3. Προσωπικός Ηλεκτρονικός Υπολογιστής (Personal Computer - PC)
Έχουμε δει την δύναμη του PC και έχουμε δει ότι είναι απεριόριστη. Eckhard Pfeiffer (1947 - ) Γερμανός Επιχειρηματίας 3. Προσωπικός Ηλεκτρονικός Υπολογιστής (Personal Computer - PC) Ο προσωπικός υπολογιστής
Scrum framework: Ρόλοι
Ψηφιακή ανάπτυξη Course Unit #1 : Κατανοώντας τις βασικές σύγχρονες ψηφιακές αρχές Thematic Unit #2 : Ευέλικτες (Agile) μέθοδοι για την ανάπτυξη λογισμικού Learning Objective : Scrum framework: Ρόλοι Filippo
CSR series. Thick Film Chip Resistor Current Sensing Type FEATURE PART NUMBERING SYSTEM ELECTRICAL CHARACTERISTICS
FEATURE Operating Temperature: -55 ~ +155 C 3 Watts power rating in 1 Watt size, 1225 package High purity alumina substrate for high power dissipation Long side terminations with higher power rating PART
SMD Power chokes- SPD Series SPD series chokes For High Current Use
SMD Power chokes- SPD Series SPD series chokes For High Current Use Features 1.Shielded construction. 2.High current rating up to DC Amp 3.High frequency range up to 5.MHz 4.Ultra low buzz noise, due to
[1] P Q. Fig. 3.1
1 (a) Define resistance....... [1] (b) The smallest conductor within a computer processing chip can be represented as a rectangular block that is one atom high, four atoms wide and twenty atoms long. One
PRODUCT IDENTIFICATION SWPA 3012 S 1R0 N T
Wire Wound SMD Power Inductors SWPA Series Operating temperature range: -4 ~+25 (Including self-heating) FEATURES Magnetic-resin shielded conruction reduces buzz noise to ultra-low levels Metallization
Metal Oxide Varistors (MOV) Data Sheet
Φ SERIES Metal Oxide Varistors (MOV) Data Sheet Features Wide operating voltage (V ma ) range from 8V to 0V Fast responding to transient over-voltage Large absorbing transient energy capability Low clamping
Data sheet Thick Film Chip Resistor 5% - RS Series 0201/0402/0603/0805/1206
Data sheet Thick Film Chip Resistor 5% - RS Series 0201/0402/0603/0805/1206 Scope -This specification applies to all sizes of rectangular-type fixed chip resistors with Ruthenium-base as material. Features
και τα οφέλη για τον τομέα ανάπτυξης γης και οικοδομών
www.pwc.com Η νέα φορολογική νομοθεσία (VAT) και τα οφέλη για τον τομέα ανάπτυξης γης και οικοδομών Σεπτέμβριος 2012 Χρυσήλιος Πελεκάνος chrysilios.pelekanos@cy.pwc.cy (Συνέταιρος Υπεύθυνος Έμμεσης Φορολογίας
Προσωπική Aνάπτυξη. Ενότητα 4: Συνεργασία. Juan Carlos Martínez Director of Projects Development Department
Προσωπική Aνάπτυξη Ενότητα 4: Συνεργασία Juan Carlos Martínez Director of Projects Development Department Σκοπός 1. Πώς να χτίσετε και να διατηρήσετε μια αποτελεσματική ομάδα Σε αυτό πρόγραμμα, εντός
MCB and MHC Series Chip Ferrite Bead for Automotive Applications Qualified based on AEC-Q200
RoHS MC and MHC Series Chip Ferrite ead for Automotive Applications Qualified based on AEC-Q200 Explanation of Part Number MC 1608 W 12 1 H P - 1 2 3 4 5 6 7 8 9 1. Series Name 2. Size Code: the first
3 V, 900 MHz LOW NOISE SI MMIC AMPLIFIER
V, 9 MHz LOW NOISE SI MMIC AMPLIFIER UPC78T FEATURES.8 db NOISE FIGURE LOW VOLTAGE - LOW CURRENT: ma at V LOW POWER CONSUMPTION: 8 mw TYP SUPER SMALL PACKAGE TAPE AND REEL PACKAGING OPTION AVAILABLE DESCRIPTION
HORIZON QUANTUM. Logging
HORIZON QUANTUM High Capacity Packet Microwave System FEATURES NETWORK MANAGEMENT (NMS) Capacity w/accelerator Variable from 10 to 2000 Mbps full duplex CIR Management Access In or out of band 2x capacity
Mean bond enthalpy Standard enthalpy of formation Bond N H N N N N H O O O
Q1. (a) Explain the meaning of the terms mean bond enthalpy and standard enthalpy of formation. Mean bond enthalpy... Standard enthalpy of formation... (5) (b) Some mean bond enthalpies are given below.
Display Customization
Display Customization Έκδοση 4.5 Οδηγός διαχειριστή Αύγουστος 2017 www.lexmark.com Περιεχόμενα 2 Περιεχόμενα Ιστορικό αλλαγών...3 Επισκόπηση... 4 Ρύθμιση παραμέτρων της εφαρμογής... 5 Πρόσβαση στον Embedded
Smaller. 6.3 to 100 After 1 minute's application of rated voltage at 20 C, leakage current is. not more than 0.03CV or 4 (µa), whichever is greater.
Low Impedance, For Switching Power Supplies Low impedance and high reliability withstanding 5000 hours load life at +05 C (3000 / 2000 hours for smaller case sizes as specified below). Capacitance ranges
hp surestore h/a tape array 5500
hp surestore h/a tape array 5500 1 2 5 6 3 4 7 8 HP Surestore H/A Tape Array 5500 - µ, : 3 µ 1: µ µ µ 5 µ 2 : µ M5 7 2 : µ M6 9 µ 3 : µ HP 11 3 : µ 13 µ 4 : HP 15 4 : 17. µ 5 : HP 19 5 : 21. µ 6: µ 23
Aluminum Electrolytic Capacitors (Large Can Type)
Aluminum Electrolytic Capacitors (Large Can Type) Snap-In, 85 C TS-U ECE-S (U) Series: TS-U Features General purpose Wide CV value range (33 ~ 47,000 µf/16 4V) Various case sizes Top vent construction
PRELIMINARY DATA SHEET NPN EPITAXIAL SILICON TRANSISTOR FOR MICROWAVE HIGH-GAIN AMPLIFICATION
PRELIMINARY DATA SHEET NPN EPITAXIAL SILICON TRANSISTOR FOR MICROWAVE HIGH-GAIN AMPLIFICATION NE699M FEATURES OUTLINE DIMENSIONS (Units in mm) HIGH ft: 6 GHz TYP at V, ma LOW NOISE FIGURE: NF =. db TYP
derivation of the Laplacian from rectangular to spherical coordinates
derivation of the Laplacian from rectangular to spherical coordinates swapnizzle 03-03- :5:43 We begin by recognizing the familiar conversion from rectangular to spherical coordinates (note that φ is used
THE BEST AUDIO SOLUTIONS. Cmedia is Solutions. Cmedia Solutions: Applications: Worldwide Solutions That Touch People s Hearts!
THE BEST AUDIO SOLUTIONS Worldwide Solutions That Touch People s Hearts! Cmedia is Solutions Founded in 1991, Cmedia is the global leading IC/software solution provider. C-Media s goal has remained consistent
Εξέλιξη Κύκλου Εργασιώ ν - EBITDA
ΠΑΡΟΥΣΙΑΣΗ ΠΡΟΒΛΕΨΗΣ ΑΠΟΤΕΛΕΣΜΑΤΩΝ (2008 2009) 27 Μαρτίου 2008 ΣΗΜΑΝΤΙΚΗ ΣΗΜΕΙΩΣΗ These preliminary materials and any accompanying oral presentation (together, the Materials ) have been prepared by Mytilineos
Assalamu `alaikum wr. wb.
LUMP SUM Assalamu `alaikum wr. wb. LUMP SUM Wassalamu alaikum wr. wb. Assalamu `alaikum wr. wb. LUMP SUM Wassalamu alaikum wr. wb. LUMP SUM Lump sum lump sum lump sum. lump sum fixed price lump sum lump
ΠΑΝΕΠΙΣΤΗΜΙΟ ΘΕΣΣΑΛΙΑΣ ΤΜΗΜΑ ΠΟΛΙΤΙΚΩΝ ΜΗΧΑΝΙΚΩΝ ΤΟΜΕΑΣ ΥΔΡΑΥΛΙΚΗΣ ΚΑΙ ΠΕΡΙΒΑΛΛΟΝΤΙΚΗΣ ΤΕΧΝΙΚΗΣ. Ειδική διάλεξη 2: Εισαγωγή στον κώδικα της εργασίας
ΠΑΝΕΠΙΣΤΗΜΙΟ ΘΕΣΣΑΛΙΑΣ ΤΜΗΜΑ ΠΟΛΙΤΙΚΩΝ ΜΗΧΑΝΙΚΩΝ ΤΟΜΕΑΣ ΥΔΡΑΥΛΙΚΗΣ ΚΑΙ ΠΕΡΙΒΑΛΛΟΝΤΙΚΗΣ ΤΕΧΝΙΚΗΣ Ειδική διάλεξη 2: Εισαγωγή στον κώδικα της εργασίας Χειμερινό εξάμηνο 2008 Αρχίζοντας... Αρχίζοντας... http://folk.ntnu.no/nilsol/ssiim/
LR Series Metal Alloy Low-Resistance Resistor
LR Series Metal Alloy LowResistance Resistor This specification is applicable to lead free, halogen free of RoHS directive for metal alloy lowresistance resistor. The product is for general purpose. The
Surface Mount Multilayer Chip Capacitors for Commodity Solutions
Surface Mount Multilayer Chip Capacitors for Commodity Solutions Below tables are test procedures and requirements unless specified in detail datasheet. 1) Visual and mechanical 2) Capacitance 3) Q/DF
Multilayer Ceramic Chip Capacitors
FEATURES X7R, X6S, X5R AND Y5V DIELECTRICS HIGH CAPACITANCE DENSITY ULTRA LOW ESR & ESL EXCELLENT MECHANICAL STRENGTH NICKEL BARRIER TERMINATIONS RoHS COMPLIANT SAC SOLDER COMPATIBLE* PART NUMBER SYSTEM
Ψηφιακή ανάπτυξη. Course Unit #1 : Κατανοώντας τις βασικές σύγχρονες ψηφιακές αρχές Thematic Unit #1 : Τεχνολογίες Web και CMS
Ψηφιακή ανάπτυξη Course Unit #1 : Κατανοώντας τις βασικές σύγχρονες ψηφιακές αρχές Thematic Unit #1 : Τεχνολογίες Web και CMS Learning Objective : SEO και Analytics Fabio Calefato Department of Computer
Sunlord. Wire Wound SMD Power Inductors SPH Series Operating Temp. : -40 ~+125 (Including self-heating) 2R2 SPH
Wire Wound SMD Power Inductors SPH Series Operating Temp. : -4 ~+25 (Including self-heating) FEATURES Magnetic-resin shielded construction reduces buzz noise to ultra-low levels Metallization on ferrite
LCD Specification. LS060S2UD01 LCD Module. Product Specification March Technical Document. LCD Group
Technical Document LCD Specification LCD Group LS060S2UD01 LCD Module Product Specification March 2010 SVGA (Portrait) Monochrome HR-TFT Transflective Memory LCD featuring FPC connector, 16% reflectivity
NEC Silicon RFIC Amplifiers Low Power, Wideband & SiGe/SiGeC
NEC Silicon RFIC Amplifiers Low Power, Wideband & SiGe/SiGeC Low Power Amplifiers ELECTRICAL CHARACTERISTICS (TA = 25 C) Range VCC ICC NF Gain RLIN RLOUT PdB ISOL @ 3dB (V) (ma) (dbm) Part down Package
ΠΕΡΙΓΡΑΦΗ ΥΛΙΚΟΥ AVR 1. ΕΙΣΑΓΩΓΗ 1.1 ΓΕΝΙΚΗ ΔΟΜΗ 1.2 ΟΙΚΟΓΕΝΕΙΕΣ 1.3 ΤΥΠΟΙ 1.4 ΕΡΓΑΛΕΙΑ
ΠΕΡΙΓΡΑΦΗ ΥΛΙΚΟΥ AVR 1. ΕΙΣΑΓΩΓΗ 1.1 ΓΕΝΙΚΗ ΔΟΜΗ 1.2 ΟΙΚΟΓΕΝΕΙΕΣ 1.3 ΤΥΠΟΙ 1.4 ΕΡΓΑΛΕΙΑ Oι βασικές αρχές λειτουργίας των RISC είναι : Εντολές ενός κ.μ. με κατάλληλη σχεδίαση της μονάδας διοχέτευσης Μεγάλος
Ιδιωτικότητα και ασφάλεια στο νέο δικτυακό περιβάλλον Ηλίας Χάντζος
Ιδιωτικότητα και ασφάλεια στο νέο δικτυακό περιβάλλον Ηλίας Χάντζος Senior Director EMEA&APJ Government Affairs 1 Η πέντε μεγάλες τάσεις στην τεχνολογία 2 The Big Numbers for 2011 5.5B Attacks blocked
2.5 GHz SILICON MMIC WIDE-BAND AMPLIFIER
. GHz SILICON MMIC WIDE-BAND AMPLIFIER UPC79T FEATURES WIDE FREQUENCY RESPONSE:. GHz 3 GAIN vs. FREQUENCY HIGH GAIN: 3 db (UPC79T) SATURATED OUTPUT POWER: +. dbm (UPC79T) INTERNAL CURRENT REGULATION MINIMIZES
Terabyte Technology Ltd
Terabyte Technology Ltd is a Web and Graphic design company in Limassol with dedicated staff who will endeavour to deliver the highest quality of work in our field. We offer a range of services such as
Ceramic PTC Thermistor Overload Protection
FEATURES compliant CPTD type are bare disc type CPTL type are leaded Low, medium and high voltage ratings Low resistance; Small size No need to reset supply after overload No noise generated Stable over
CHAPTER 25 SOLVING EQUATIONS BY ITERATIVE METHODS
CHAPTER 5 SOLVING EQUATIONS BY ITERATIVE METHODS EXERCISE 104 Page 8 1. Find the positive root of the equation x + 3x 5 = 0, correct to 3 significant figures, using the method of bisection. Let f(x) =
C121. External Dimensions (L W) (mm) 0603 [0201] [0402] [0603] [0805]
Multilayer Chip SDV Series Operating Temp. : -55 ~+125 FEATURES SMD type suitable for high density mounting Excellent clamping ratio and quick response time (
Lowara SPECIFICATIONS
SH Series Centrifugal pumps entirely made of AISI 36 stainless steel according to EN 733 (ex DIN 24255). Designed to pump hot, cold and moderately aggressive liquids. Available versions: SHE Close-coupled
BRAND MANUAL AND USER GUIDELINES
ΑΠΟΓΡΑΦΗ ΠΛΗΘΥΣΜΟΥ-ΚΑΤΟΙΚΙΩΝ 2021 ΕΛΛΗΝΙΚΗ ΣΤΑΤΙΣΤΙΚΗ ΑΡΧΗ BRAND MANUAL AND USER GUIDELINES BRIEF THE SCOPE Το 2021 θα πραγματοποιηθεί στην Ελλάδα η Γενική Απογραφή Πληθυσμού Κατοικιών που διενεργείται
Εργαστήριο Ανάπτυξης Εφαρμογών Βάσεων Δεδομένων. Εξάμηνο 7 ο
Εργαστήριο Ανάπτυξης Εφαρμογών Βάσεων Δεδομένων Εξάμηνο 7 ο Procedures and Functions Stored procedures and functions are named blocks of code that enable you to group and organize a series of SQL and PL/SQL