Garda-5 Block Diagram

Μέγεθος: px
Εμφάνιση ξεκινά από τη σελίδα:

Download "Garda-5 Block Diagram"

Transcript

1 arda- lock iagram LK N. I YTM / Yonah (RTMT-00/YR00) TPRR P TKUP INPUT OUTPUT, R x RJ MOM M ard /MHz Mobile PU TL+ PT /MHz TI R0M U,,,, 0 LV R RT N FIR Project code:.q0.00 P P/N :.Q0.XXX RVIION : 00- (Hannstar, ) TVOUT "WX+ L RT K N 0 TOP V N OTTOM YTM / TP0 INPUT TOUT PL V_0 INPUT IL V_ LOK IRM arda- - ize ocument Number Rev ate: Wednesday, pril, 00 heet of OUTPUT V_ V_ V_0 V_PU_0 OUTPUT,0 V_OR_0 TOUT 0~.V PORT Touch INT. Pad K Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. MINI U H ROM lue-tooth Lab Ver. :,.0.0U ng Ver. :,.0.0U T TL+ PU I/F INL R HNNL INTRT RPHI LV/TVOUT/RT VIO/OMP IO --0, PI x MINI_0 Mini ard* X PI I/F 0.// X PI PP I/F PL Ver.:,.R0.0U,,,,0 PI x New card PWR W V_0 0V_0 TP -Link xpress TP00 Line In X PMI I/F R_VRF_ PMI V_ R_VRF_0 odec ZLI RU LOT PWR W L TI 0 N upport 0 0 TP PL0 00m TypeII MI In U.0 Ports V_ V_ T II ( PORT) RIOH PI U R ZLI H UIO.0 ONN M/M Pro/x/ INT.MI. ardreader MXIM HRR T /00/ MM//IO MX in, OP MP LP I/F Mini-PI INPUT OUTPUT Q PI. 0.// INT RT H_PWR INT.PKR PI/PI LN V.0 TOUT Reltek0/00 TXFM RJ UP+V RTL00L V 00m MX Line Out LP U PU / (PIF) IO MXLV00 LP U ONN. TOUT PL V_0 0m V_NW_

2 History R 0 RQ#/ NT# RITOR ymbol name 0KR R Value 0K Ohm. Ohm Tolerance (J: %, F: %, : 0.%, : 0. %) If no letter, it means J: % Rating 00=> /W, V 00 => /W, V 00 => /0W, 00V /W, V If no letter, it means J: % /0W, 00V 00 KRF K Ohm F: % /W, V 00 The naming rule is value + R + size + tolerance For the value, it can be read by the number before R. (R means resistor) For the tolerance, it can be read from the last letter. For the rating, we don't show on the symbol name. For the size, R=>00, R=>00, R=>00,... PITOR ymbol name U Pair evice 0 U T U NW U MINI N PI_LK0 PM PI_LK I PI_LK LN PI_LK MINI PI_LK K PI_LK FWH PI_LK IO PI_LK PIFOUT Value Tolerance (J: +/-, K: +/-0, M: +/-0, Z: +0/-0) VI RU 0 U UHI MI-to-PI Modem udio LP ridge I T Mus PI xpress PI ROUTIN TL IL Rating ( XR / XR < 0%, YV/YU/ZU < / ) IRQ(efault),,, ize =>00, =>00, =>00, =>0, 0=>0 00 RQ# / NT# MiniPI H RQ#/ NT# F : H : in LN(RTL00L) U.0 HI 0,,, zalia ontroller RQ#/ NT# RQ#0 / NT#0 ize =>00, =>00, =>00, =>0, 0=>0 RQ# / NT# =========================================================== 00/0/ (- Modify). page, change R/R to 00 ohm due to power/ to dark.. page, change / from pf to pf due to frequence shift(from -. to ppm).. page, change / from p to p due to frequence shift(from -. to.ppm).. MI olution for U/M a. hange L, L, L, L to ".00.0". b. del R,R,R,R0,R,R. c. hange L, L to ".00.0".. Page, change / to.0.l due to.0.l Obsoleted. =========================================================== 00/0/ (- Modify). Page, R/R tp ohm.. Page, dd :.PM.0M.. Page, hange from.0.l to.0.l(000p, 0V, K00).. Page, change R0 from.k to.k.. Page, change XF from..0 to Page, Mini card stand-off( 銅柱 ) need to be changed from.p0.00 to change.00.l0 to.00.f. =========================================================== 00/0/0 (- Modify). Page, add "LV_ION" solution from TI P note.. Page, dd R to N and serial R for U0 pin/. =========================================================== 00/0/0 ( Modify). Page 0, ummy.. Page, el.. Page, TOUT_0 change to TOUT (el,,,,). Page /, updae PU symbol.. Page, hange X to same as X due to M high limit issue, ap. the same as X but should fine-tune.. Page //, change "P-LO-PWR" to 0 ohm P due to layout concern. =========================================================== 00/0/ ( Modify). Page, change R to bead and to.u for RT Jitter.. Page, change R0 from.k to.k.. Page, change to.u for TI recommend.. Page, IV I_LK/T issue, change RN to.k.. Page, IV R fail:. Page, a. PIRT#() shoulder: dd b. PLT_RT# overshot : change R to ohm & R to 00P. c. dd 0ohm for RT power for TI recommend.. Page 0, add 0U ap.. Page /, change reen L/L/L to.000.l0. (manual change yellow L/L/L/L to.000.0).. MI request: a. Page, U_PP,U_PN add OMMON HOK. b.,,0 add O.μap. c. LK_IH( near LK N.),_LK_FWH(near R) add 0p ap.. =========================================================== 00/0/ ( Modify). Page, change Q/Q to N00 for IV RT Mus bug.. Page, hange //// from.0.fl to.0.f, and from.0.l to.0.l.. Page, dd "LV_ON" PL 00K.. Page, change U to O0(.00.).. Page, K PIO0 for.. Page, add u ap. for N RT# spec. ms.. Page, add audio popo noise solution.. Page, change 0 to U for "RT#".. Page, change "U_RT#_" timing. =========================================================== U0VMX- 0.uF M/XR 0V 00 0UVMX 0uF M/XR.V 00 UVZY.uF The naming rule is Z/YV V 00 apacitor type + value + rating + size + tolerance + material Wistron orporation U0VMX- => MT eremic, T=> PO cap or P cap U => 0.uF 0V => the voltage rating is 0V => 00, =>00, =>00 M=>tolerance J, K, M, Z X=> XR/XR, Y=> YV - => symbol version, nonsense to characteristic F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. Reference arda- - ize ocument Number Rev ate: Wednesday, pril, 00 heet of

3 UVZY-P V_0 ead: 00ohm, 00m. R V_LKPLL_0 0R-0-U-P 0m V_0 R V_MPWR_0 t least u*, 0.U* U 00 N_XTL_IN V_LKPLL_0 X V P0VJN--P X N_XTL_OUT_R R0 LK_IRF X V_MPWR_0,,, M_LK RF-L-P IRF V X-M-P R LK V_LKN_0,,, M_T.000. MRJ--P F_ T VTI F_ LKRQ_NW# 0 LKRQ# VPU LKRQ_MINI# LK_IH LK LKRQ# P0VJN--P R RJ--P F_ U_MHZ VPI 0P0VJN-P F_ F_/RF Mbus Table: OM R RJ--P OM_R F_/RF0 VRF L_K0# TT_L/RF 0 yte bit, LKRQ#. LK_N# LK_N# K0#/PILK0 VR yte bit, LKRQ#. PU_TP# PU_TP#_R VTT_PWR#/P VR R 0R00-P PU_TOP# VR "0": not controlled, "": controlled. PU_TP# LK N Internal PH 0K PULKT_ITP PL: always output 0 PULK_ITP RLK LK_MH_LK RNJ--P-U RNLK_MH_LK_ RLKT N free-running: LK_MH_LK# LK_MH_LK_# PULKT PULK RLK yte bit =0. LK_PU_LK RNJ--P-U RNLK_PU_LK_ RLKT LK_PU_LK# LK_PU_LK_# PULKT0 PULK0 RLK RLKT LK_PI_NW_# RN RNJ--P-U NR RLK LK_PI_NW# LK_PI_NW_ NW LK_PI_NW LKRQ_NW# NR RLKT R 0 NR LK_PI_MINI_# RN RNJ--P-U NR RLK LK_PI_MINI# KRJ--P LK_PI_MINI_ RLKT MINI LK_PI_MINI R LKRQ_MINI# NPI LK_PI_IH_# RN RNJ--P-U RLK0 LK_PI_IH# LK_PI_IH_ LK_PI_IH KRJ--P NPU RLKT0 NTI LK_N_LINK_ RN RNJ--P-U LK_N_LINK, PU_L0 F_ TILKT LK_N_LINK_# LK_N_LINK# R KRJ--P N TILK LK_N_FX_ RN RNJ--P-U N TILKT0 0 LK_N_FX _OIN LK_N_FX_# LK_N_FX# R RJ--P N TILK0 U0VZY-P, PU_L ead: 00ohm, 00m. 0R-0-U-P 0m t least.u* Ioh = * Iref (.m) Voh = 0 ohm R KRJ--P F_ 0 U0VZY-P 0 U0VZY-P ILF..0W I Ver /YR00 Ver. /V nd source:.00.0w LK_IO R0 RJ--P UVZY-P V_LKN_0 UVZY-P 00m 0 UVZY-P 0 UVZY-P ead: ohm, 00m. V_0 R H0K-00T0P Modify UVZY-P UVZY-P UVZY-P t least u*, 0.u*. PU_L R KRJ--P F_ K0# = 0, K0 MO K0# =, K0 MO LOK FRQUNY LT TL (MHz) F F F PU R PI RF RJ--P L_K0# R K0# LK N Internal PL 0K For Yonah erlon-m For Yonah RN LK_PI_MINI# LK_PI_MINI MINI RNF-P RN LK_N_LINK# LK_N_LINK RNF-P RN LK_PU_LK LK_PU_LK# RNF-P RN RN0 LK_PI_IH LK_MH_LK LK_PI_IH# LK_MH_LK# RNF-P RNF-P Wistron orporation RN F,, ec., Hsin Tai Wu Rd., Hsichih, RV 00. LK_PI_NW Taipei Hsien, Taiwan, R.O.. LK_PI_NW# NW RNF-P RN LK_N_FX lock enerator -I LK_N_FX# ize ocument Number Rev RNF-P arda- ate: Wednesday, pril, 00 heet of

4 0M# INN# INIT# TP TP0 U 0V_0 INTR/LIN0 H_PWR H_# H_#[..] J NMI/LIN H_# R0 0RJ--P H_# []# # H L H_NR# MI# H_# []# NR# M H_PRI# TPLK# H_# []# PRI# K H_RQ#0 H_# []# M H_FR# R R 00RJ-L-P H_# []# FR# H N RJ--P H_# []# R# F H_R# J H_#0 []# Y# H_Y# N H_PLP# H_# [0]# P Place testpoint on H_RQ#0 R 00RJ-L-P H_# []# R0# F P H_IRR# with a N H_PULP# H_# []# L H_IRR# 0." away R 00RJ-L-P H_# []# IRR# 0 P H_# []# INIT# H_INIT# H_#[..0] P H_# []# R []# LOK# H H_LOK# H_T#0 L H_PURT# U T[0]# H_#0 H_# H_RQ#[..0] H_RQ#0 RT# H_R#[..0] H_R#0 H_# [0]# []# K H_# H_RQ# RQ[0]# R[0]# F F H_R# H_# []# []# H H_# H_RQ# RQ[]# R[]# F H_R# H_# []# []# V K H_# H_RQ# RQ[]# R[]# H H_TR# H_# []# []# V J H_# H_RQ# RQ[]# TR# F H_THRM H_# []# []# W L H_# RQ[]# H_HIT# H_# []# []# U H_# H_# HIT# H_HITM# H_# []# []# U Y H_# H_# []# HITM# H_# []# []# U U H_#0 H_# []# K XP_PM#0 H_# []# [0]# R TP TP0 00P0VKX-P H_# H_#0 []# PM[0]# XP_PM# H_THRM H_#0 []# []# W W TP TP0 H_# H_# [0]# PM[]# J XP_PM# H_# [0]# []# Y U TP0 TP0 J H_# H_# []# PM[]# XP_PM# H_# []# []# Y TP TP0 H H_# H_# []# PM[]# XP_PM# H_# []# []# Y U TP TP0 F H_# H_# []# PR# XP_PM# 0V_0 H_# []# []# Y R TP TP0 K H_# H_# []# PRQ# XP_TK H_# []# []# T TP TP0 H H_# H_# []# TK XP_TI []# []# T TP TP0 H_TN#0 H_TN# H_# []# TI H XP_TO TN[0]# TN[]# W W R H_TP#0 H_TP# H_# []# TO TP TP0 XP_TM TP[0]# TP[]# Y W TP TP0 RJ--P H_INV#0 J H_INV# H_# []# TM XP_TRT# INV[0]# INV[]# V Y TP TP0 H_#0 []# TRT# W XP_RT# TP0 TP0 H_# [0]# R# 0 Y R H_# N H_# []# H_# []# []# H_# H_T# V T[]# PROHOT# PU_PROHOT# K H_THRM 0 H_# []# []# P H_#0 THRM H_0M# H_THRM 0 H_# []# [0]# 0RJ--P R H_# 0M# THRM H_FRR# H_#0 []# []# L H_# FRR# H_INN# PM_THRMTRIP-I# H_# [0]# []# L H_# INN# THRMTRIP# H_# []# []# L H_# H_TPLK# H_# []# []# 0 M H_# TPLK# H_INTR H_# []# []# P H_# LINT0 PM_THRMTRIP# H_NMI LK_PU_LK H_# []# []# F P H_# LINT LK[0] should connect to H_MI# LK_PU_LK# H_# []# []# P H_# MI# LK[] IH and alistoga H_# []# []# T H_# without T-ing H_# []# []# TP0 TP R H_#0 ( No stub) H_# []# [0]# TP0 TP RV[0] TP TP0 L H_# 0V_0 H_#0 []# []# F TP0 TP RV[0] RV[] T T H_# H_# [0]# []# F TP0 TP0 RV[0] N H_# []# []# F TP0 TP RV[0] M RV[0] RV[] TP TP0 H_TN# M TN[]# TN[]# H_TN# TP0 TP N TP TP0 H_TP# N TP[]# TP[]# H_TP# TP0 TP RV[0] RV[] F R T H_INV# M INV[]# INV[]# 0 H_INV# TP0 TP RV[0] RV[] KRF--P V RV[0] RV[] TP TP0 Layout Note: PU_TLRF0 OMP0 0." max length. TLRF OMP[0] R R RF-L-P TP0 TP RV[0] RV[] F TP TP0 MI OMP OMP[] U R0 RF-L-P RV[0] RV[] TP TP0 R0 OMP KRJ--P TT OMP[] U R0 RF-L-P RV[] TP0 TP TP TP0 OMP RV[] RV[0] R TT OMP[] V R0 RF-L-P KRF--P KPVKX-P -KT-PU TT TT PRTP# H_PRLP# R RF--P PLP# H_PLP# nd source:.00.0 PWR# H_PWR#, PU_L0 L[0] PWROO H_PWR,, PU_L L[] LP# H_PULP# PU_L L[] PI# PI# XP_TI R0 0RF--P V_0 XP_TM R0 RF--P R XP_TO R RF-L-P 0RJ--P H_PURT# R R 0RJ-L-P 0KRJ--P H_PRLP# PU on die PH ohm V_0 Q R XP_RT# R 0RF--P PM_PRLPVR, R ROUP 0 R ROUP XP/ITP INL THRM RRV H LK ONTROL 0V_0 XP_TK R RF-L-P XP_TRT# R 0RF-P ll place within " to PU 0V_0 H0PT-P 0RJ--P T RP 0 T RP T RP T RP -KT-PU 0 contains 00ohm inernal pull-up on PU sideband signals. PU ( of ) arda- 0V_0 H_FRR# R RJ--P Layout Note: omp0, connect with Zo=. ohm, make trace length shorter than 0.". omp, connect with Zo= ohm, make trace length shorter than 0.". Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. ize ocument Number Rev ate: Wednesday, pril, 00 heet of

5 V_OR_0 U V_OR_0 V[00] V[0] P V[00] V[0] P V[00] V[0] P U V[00] V[0] R V[00] V[0] 0 V[00] V[0] R V[00] V[0] V[00] V[0] R 0 V[00] V[00] V[00] V[0] R V[00] V[0] V[00] V[0] T V[00] V[0] V[00] V[00] T V[00] V[0] V[00] V[0] T V[00] V[0] V[0] V[0] T V[00] V[0] V[0] V[0] U 0 V[00] V[0] V[0] V[0] U V[00] V[0] V[0] V[0] U V[0] V[0] V[0] V[0] U 0 V[0] V[0] 0 V[0] V[0] V V[0] V[00] V[0] V[0] V V[0] V[0] V[0] V[0] V V[0] V[0] V[0] V[00] V V[0] V[0] V[00] V[0] W V[0] V[0] V[0] V[0] W 0 V[0] V[0] V[0] V[0] W V[0] V[0] 0 V[0] V[0] W 0 V[00] V[0] V[0] V[0] Y V[0] V[0] V[0] V[0] Y V[0] V[0] V[0] V[0] Y V[0] V[00] V[0] V[0] Y V[0] V[0] V[0] V[0] V[0] V[0] 0 V[0] V[0] V[0] V[0] F V[00] V[] 0 V[0] V[0] F0 V[0] V[] V[0] V[0] F V[0] V[] V[0] V[0] F V[0] V[] V[00] V[0] F V[0] V[] V[0] V[0] F V[0] V[] V[0] V[0] F 0V_0 V[0] V[] V[0] V[00] F0 V[0] V[] V[0] V[0] V[] 0 V[0] VP[0] V V[0] V[0] V[0] VP[0] V[00] V[] V[0] VP[0] J V[0] V[] V[0] VP[0] K V[0] V[] V[0] VP[0] M V[0] V[] V[00] VP[0] J F U0VKX-P V[0] V[] 0 V[0] VP[0] K F V[0] V[] F V[0] VP[0] M F V[0] V[] F V[0] VP[0] N F V[0] V[] F0 V[0] VP[0] N F V[0] V[] F V[0] VP[] R F V[0] V[0] F V[0] VP[] R F V[00] V[] F V[0] VP[] T F V[0] V[] F V[0] VP[] T F V_V_0 V_PU_0 V[0] V[] F V[0] VP[] V 0V_0 V[0] V[] F0 V[00] VP[] W L V[0] V[] V[0] V[0] V[] V[0] V H0KFT0-P V[0] V[] 0 V[0] H V[0] V[] V[0] H H_VI0 0UVKX-P V[0] V[] V[0] VI[0] H H_VI UVKX-P V[0] V[0] V[0] VI[] F H V_OR_0 V[00] V[] V[0] VI[] H_VI J V[0] V[] V[0] VI[] F H_VI J V[0] V[] 0 V[0] VI[] H_VI J V[0] V[] V[00] VI[] F H_VI J H_VI R V[0] V[] 0 V[0] VI[] K 00RF-L-P-U V[0] V[] 0 V[0] H_VI[0..] K V[0] V[] V[0] K V[0] V[] V[0] VN F V_N K V[0] V[] V[0] L V[0] V[0] V[0] L V[00] V[] V[0] VN V_N L V_OR_0 V[0] V[] L Layout Note: V[0] V[] -KT-PU M V[0] V[] F R M VN and VN lines V[0] V[] F 00RF-L-P-U M should be of equal length. V[0] V[] F 0 0 M V[0] V[] F N V[0] V[] F N Layout Note: V[0] V[] F N Provide a test point (with V[0] V[0] F N no stub) to connect a V[00] V[] F P differential probe V[0] V[] F between VN and -KT-PU VN at the location where the two.ohm resistors terminate the ohm transmission line. Modify U0VKX-P V_OR_0 U0VKX-P U0VKX-P U0VKX-P U0VKX-P U0VKX-P U0VKX-P 0U0VKX-P 0U0VKX-P UVKX-P 0U0VKX-P UVKX-P 0U0VKX-P 0U0VKX-P 0U0VKX-P 0U0VKX-P 0U0VKX-P 0U0VKX-P 0U0VKX-P 0U0VKX-P 0U0VKX-P PU ( of ) Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. ize ocument Number Rev arda- ate: Wednesday, pril, 00 heet of

6 U PRT OF H_#[..] H_#[..0] H_# H_#0 H_# PU_# PU_0# H H_# H_# PU_# PU_# H_# H_# PU_# PU_# 0 H_# H_# PU_# PU_# H_# H_# PU_# PU_# 0 H_# H_# PU_# PU_# 0 H H_# H_#0 PU_# PU_# J H_# H_# PU_0# PU_# H H_# H_# PU_# PU_# K H_# H_# PU_# PU_# H H_#0 H_# PU_# PU_0# J H_# H_# PU_# PU_# K H_# H_# PU_# PU_# H_RQ#[..0] K H_# H_RQ#0 PU_# PU_# F H_# H_RQ# PU_RQ0# PU_# H_# H_RQ# PU_RQ# PU_# F H_INV#0 H_RQ# PU_RQ# PU_I0# H_INV#0 F H_TN#0 H_RQ# PU_RQ# PU_T0N# H_TN#0 H_TP#0 PU_RQ# PU_T0P# H_TP#0 H_T#0 H PU_T0# H_# H_# PU_# M H_# H_# PU_# PU_# K H_# H_# PU_# PU_# 0 K0 H_# H_#0 PU_# PU_# J H_#0 H_# PU_0# PU_0# L H_# H_# PU_# PU_# L H_# H_# PU_# PU_# M0 H_# H_# PU_# PU_# K H_# H_# PU_# PU_# M H_# H_# PU_# PU_# K H_# H_# PU_# PU_# 0 N H_# H_# PU_# PU_# L H_# H_# PU_# PU_# F N H_# H_#0 PU_# PU_# L H_#0 H_# PU_0# PU_0# 0 N H_# PU_# PU_# H_T# L H_INV# PU_T# PU_I# H_INV# H_TN# PU_TN# H_TN# H_# F H_TP# PU_# PU_TP# H_TP# H_NR# F PU_NR# H_PRI# H_# PU_PRI# PU_# H_FR# H_# PU_FR# PU_# F H_R# H_# PU_R# PU_# H_Y# F H_# PU_Y# PU_# H_PWR# H_# PU_PWR# PU_# uffer Implemented:K H_LOK# H_# V_0 PU_LOK# PU_# H_TR# F H_# uffer not Implemented:0K PU_TR# PU_# H_HITM# H_# PU_HITM# PU_# H_HIT# H_#0 H_R#0 PU_HIT# PU_0# H_# H_R#[..0] H_R# PU_R0# PU_# H_# R H_R# PU_R# PU_# H_# 0KRJ-L-P PU_R# PU_# H_# PU_# H_RQ#0 H_# RRV0 PU_# F H_# H_PURT#,, PM_U_TT# R 0R00-P PU_PURT# PU_# K H_# PU_# F HH-0PT-P H_INV# H_INV# TP0 TP0 PU_I# H_TN# RRV PU_TN# H_TN# N_RT# K H H_TP# H_TP# N_RT# U_TT# PU_TP# YRT#, N_PWR H_# HH-0PT-P POWROO PU_# H_# 0V_0 R RF-P N_PU_OMP_P PU_# H_#0 PU_OMP_P PU_0# H_# R RF-L-P N_PU_OMP_N PU_# H_# PU_OMP_N PU_# H_# V_0 PU_# H_# ritical ead N_PV PU_# H H_# PV PU_# H_# 00ohm 0m PU_# F H0 H_# 00m 0V_0 PV PU_# H_# L PU_# H_# LMN-P N_TLVRF PU_# H H_# PU_VRF PU_0# H_# PU_# H_# PU_# LYOUT NOT H H_# THRMLIO_P PU_# J H_INV# THRMLIO_N PU_I# H_INV# PV need to connect to N H_TN# PU_TN# F H_TN# H_TP# TTMO PU_TP# H_TP# immediately through a UVZY-P dedicated VI 0 R0M-P R0.R0.0U KRJ--P TP TP0 RF-P 00RF-L-P-U TP TP0 R R 0P0VJN-P _XP _XN UVZY-P 0P0VKX-P P.L.:Normal Mode. TI Modify R. ROUP 0 R. ROUP ONTROL MI. TL+I/F T ROUP 0 T ROUP T ROUP T ROUP Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. R0M ( of ) Host I/F arda- ize ocument Number Rev ate: Wednesday, pril, 00 heet of

7 , M [..0] M 0 K PRT OF M Q0 M MM_0 MM_Q0 J J M Q M MM_ MM_Q H M Q[..0] H M Q M MM_ MM_Q J J M Q M MM_ MM_Q H H M Q M MM_ MM_Q H J M Q M MM_ MM_Q K H M Q M MM_ MM_Q H H M Q M MM_ MM_Q K J M Q M MM_ MM_Q F J M Q M 0 MM_ MM_Q F H M Q0 M MM_0 MM_Q0 H M Q M MM_ MM_Q F J M Q M MM_ MM_Q F M Q M MM_ MM_Q J M Q M MM_ MM_Q F M Q M MM_ MM_Q J M Q M MM_ MM_Q F0 H M Q MM_ MM_Q F M Q MM_Q M M[..0] M Q M M0 MM_Q F J M Q0 M M MM_M0 MM_Q0 M Q M M MM_M MM_Q 0 0 M Q M M MM_M MM_Q F M Q M M MM_M MM_Q F Y M Q M M MM_M MM_Q M Q M M MM_M MM_Q R M Q M M MM_M MM_Q R M Q MM_M MM_Q M Q MM_Q M Q MM_Q, M R# J M Q0 MM_R# MM_Q0, M # M Q MM_# MM_Q, M W# H0 M Q MM_W# MM_Q M Q MM_Q Y M Q[..0] M Q M Q0 MM_Q W J M Q M Q MM_Q0P MM_Q U M Q M Q MM_QP MM_Q F M Q M Q MM_QP MM_Q Y M Q M Q MM_QP MM_Q V W M Q M Q MM_QP MM_Q W M Q0 M Q MM_QP MM_Q0 P M Q M Q MM_QP MM_Q R M Q MM_QP MM_Q M Q MM_Q Y M Q#[..0] M Q M Q#0 MM_Q 0 H M Q M Q# MM_Q0N MM_Q F M Q M Q# MM_QN MM_Q 0 M Q M Q# MM_QN MM_Q Y F M Q M Q# MM_QN MM_Q U W M Q M Q# MM_QN MM_Q T 0 M Q0 M Q# MM_QN MM_Q0 N R M Q M Q# MM_QN MM_Q M R0 M Q MM_QN MM_Q U M Q MM_Q T M Q MM_Q P M_LK_R#0 M Q MM_K0N MM_Q P M_LK_R0 M Q MM_K0P MM_Q U M_LK_R# F M Q V_ MM_KN MM_Q T M_LK_R M Q MM_KP MM_Q P V M Q MM_KN MM_Q N L=>.0V R V0 M Q0 MM_KP MM_Q0 U M_LK_R# M Q H=>.V RII MM_KN MM_Q T M_LK_R M Q MM_KP MM_Q P R R M Q M_LK_R# MM_KN MM_Q N RF-P KRJ--P M_LK_R F MM_KP W MM_KN V_ W MM_OMPN MM_KP MM_OMPN MM_OMPP MM_OMPP J, M_K0 H0 MM_K0, M_K J0 R MM_K, M_K MM_P MM_K MM_P N0 RF-P, M_K R MM_K KRJ--P MM_P R_VRF_, M_0# M_0# MM_P J H R, M_# M_# MM_0#, M_# M_# MM_# H MM_VRF, M_# M_# MM_# MM_VRF F 0RJ--P MM_# MM_VMO R0, M_OT0 0 KRJ--P MM_OT0, M_OT MM_OT, M_OT 0 MM_RRV MPV, M_OT Y0 MM_RRV MPV L H0KF--P.00.0 U R0M-P.R0.0U MM_ I/F U0VKX-P U0VKX-P N_MPV V_0 UVKX-P U0VKX-P ead: 00ohm, 00m. UVZY-P U0VKX-P Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. R0M ( of ) Memory I/F arda- ize ocument Number Rev ate: Wednesday, pril, 00 heet of

8 V_0 V_0 N_PWR level-shifted to V RN RN0KJ--P V_0 V_0 VR_ TXOUT_U0N TXOUT0- VR_ TXOUT_U0P TXOUT0+ Modify V_0_V_ TXOUT_UN TXOUT- TXOUT+ ead: 0 V TXOUT_UP TXOUT- UVZY-P TXOUT_UN 0m 0 00ohm, TXOUT+ R VN TXOUT_UP TXOUT_UN 00m. 0R-0-U-P V_0 TXOUT_UP V_0 VI ead: TXOUT_L0N TXOUT0-00ohm, VI TXOUT_L0P F TXOUT0+ TXOUT- 00m. TXOUT_LN TXOUT+ V_0_VQ TXOUT_LP R L VQ TXOUT_LN TXOUT- 00m 0R-0-U-P H0KF--P TXOUT TXOUT_LP VQ TXOUT_LN V_0 TXOUT_LP V_0_PLLV H0 U0VKX-P PLLV V_0_LPV UVZY-P LPV R0 0m J H PLLV LPV J 0R-0-U-P TP0 TP0 TM_HP J TP0 TP _T TM_HP LVR_ H H V_0_LVR _T 00mLVR_ H R 0RF--P, _VYN UVZY-P VYN LVR_, _HYN U0VKX-P R HYN LVR_ U0VKX-P R R-P 0RF--P N_RT LVR_ 0 V_0 RT 00m LVR R0 R 0RF--P F0 R RN 0 LV_ION RN LV_ION LU 0 LU LV_LON LV_LN L_ON LV_LN F TP TP0 UVZY-P TXLK_UP F TXLK+ OM OIN TXLK_UN F TXLK- V_0 TXLK_LP F TXLK+ R TXLK_LN TXLK- UMMY-R LK_MH_LK J PU_LKP LK_MH_LK# K PU_LKN TV_RM TV R R R 0KRJ--P TV_LUM TVLKIN Y F 0RF--P TV TVLKIN R0 KRJ--P 0RF--P TV_OMP TP0 TP _OIN_ OMP F OOUT TV R00 L 0RF--P MH_LK UMMY- MH_T I_LK I_LK I_LK TRP_T V_0 I_T I_T TRP_T R KRJ--P I_T U0VZY-P U0VZY-P R KRJ--P _T UVZY-P UVZY-P V_0 ead: ohm, 00m. TI Modify U0VKX-P U0VKX-P V_0 RN RNKJ--P R 0R-0-U-P U0VZY-P IV Modify UVZY-P I_LK I_T V_0 ead: 00ohm, 00m. R 0R-0-U-P V_0_VR U0VKX-P U 00m RT R0M-P.R0.0U PRT OF LK. N. VI MH_LK "L" This strap select the PU I/O voltage level. 0: mobile PU Interface(.V or below) : reserved(esktop) V_0 R KRJ--P Q KRF--P H0PT-P, N_PWR R TRP_T:ebug strap FULT:0 High, PROM TRPIN Low, Memory hannel TRPIN _PWR# Q0 H0PT-P TI Modify N_PWR_V LV_ION Q FNN--P R 0RJ--P R0 00KRJ--P LV_ON Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. R0M ( of ) Vedio I/F arda- - ize ocument Number Rev ate: Wednesday, pril, 00 heet of

9 N trap pins ll pull-up and pull-down resistors are.kohm. U J PRT OF FX_RX0P FX_TX0P N J FX_RX0N FX_TX0N N K FX_RXP FX_TXP P L FX_RXN FX_TXN R L R KRJ--P FX_RXP FX_TXP R V_0 L FX_RXN FX_TXN T M MRQ# FX_RXP FX_TXP T R KRJ--P M FX_RXN FX_TXN U N FX_RXP FX_TXP MRQ# pulled down if PU doesn't support L. V P FX_RXN FX_TXN V P FX_RXP FX_TXP W P FX_RXN FX_TXN W R FX_RXP FX_TXP Y R V_0 0V_0 FX_RXN FX_TXN T FX_RXP FX_TXP T FX_RXN FX_TXN U FX_RXP FX_TXP U FX_RXN FX_TXN V R R0 FX_RXP FX_TXP V FX_RXN FX_TXN KRJ--P KRJ--P W FX_RX0P FX_TX0P W FX_RX0N FX_TX0N Y FX_RXP FX_TXP F Y FX_RXN FX_TXN FX_RXP FX_TXP, _HYN R FX_RXN FX_TXN H PU_L, FX_RXP FX_TXP H KRJ--P Q FX_RXN FX_TXN J FX_RXP FX_TXP J H0PT-P FX_RXN FX_TXN J FX_RXP FX_TXP K V_0 0V_0 FX_RXN FX_TXN J, _VYN R0 KRJ--P R KRJ--P Q0 H0PT-P R0 KRJ--P PU_L0, PI_RXP0 PI_RXN0 PI_RXP PI_RXN PI_RX0P_ PI_RX0N_ PI_RXP_ PI_RXN_ F K J H 0 F0 PP_RX0P PP_RX0N PP_RXP PP_RXN PP_RXP PP_RXN PP_RXP PP_RXN _RX0P _RX0N _RXP _RXN PP_TX0P PP_TX0N PP_TXP PP_TXN PP_TXP PP_TXN PP_TXP PP_TXN _TX0P _TX0N _TXP _TXN J J F J K F J0 J K K0 PI_LN_TXP0_ PI_LN_TXN0_ PI_M_TXP PI_M_TXN 0 U0VKX-P U0VKX-P U0VKX-P U0VKX-P PI_TX0P_N U0VKX-P PI_TX0N_N U0VKX-P 0 PI_TXP_N U0VKX-P PI_TXN_N U0VKX-P PI_TXP0 PI_TXN0 PI_TXP PI_TXN PI_TX0P_ PI_TX0N_ PI_TXP_ PI_TXN_ P_IT P_IT J LK_N_FX M FX_LKP LK_N_FX# M FX_LKN P_PL P_PL H elect the F P MRQ# HYN VYN Freq MHZ 0 0 MHZ LK_N_LINK K P_TXT _LKP P_TXT K LK_N_LINK# L _LKN MRQ# H MRQ# P_NL P_NL R0M-P R.R0.0U RF--P R R R KRF--P 0RF--P 0KRF--P V_ MHZ 00MHZ 00MHZ djust PI- mp. R->mall then mp->large Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. R0M ( of ) PI- & trap ize ocument Number Rev arda- ate: Wednesday, pril, 00 heet of

10 W PRT OF V#U V#M M W V_0 V_ V#U V# t least t least U V#Y V# u*, 0.u*. PRT OF u*(r<=00), 0.u*. V#Y V# V V#P V# U V_OR#M V_MM#0 Y V 0 M V_OR#M V_MM#J V#P V#H 0 0 V#U V#H M V_OR#M V_MM#K V#U V#H H M V_OR#M V_MM# V#Y V#H R V_OR#M V_MM# V#Y V#H V V_OR#M V_MM# R V#L V#J N V_OR#N V_MM# N V#K V#J J T V_OR#N V_MM# R V# V#J0 R N V_OR#N V_MM#0 V N V# V#K N V_OR#N. V_MM# F V#F V#V0 T0 N V_OR#N V_MM# V# V#U U M V_OR#N V_MM# R V# V#M M V_OR#P V_MM# 0 T V#P V# 0 P V_OR#P V_MM# K T V#P V#M0 H P V_OR#P V_MM# T N V#L V#N N P V_OR#P V_MM# K N V#L V#N N P V_OR#P V_MM# H V#H V#N U V_OR#U V_MM#J0 Y K V#H V#N T V_OR#U V_MM#K K H V#P V# F U V_OR#U V_MM#K T H T 0V_0 V# V#P R V_OR#U V_MM#K V H V# V#P P U V_OR#U V_MM#W H V# V#P 0 T V_OR#U V# V#P M V V_OR#V V_PU#H H R 0 V_OR#V V_PU#H H V#Y V#R M 0 0 V#V V#R R 0 V V_OR#V V_PU#K 0 Y V#U N V#R P R V_OR#V V_PU#L L V V#R V#R P V V_OR#V V_PU#L L U V#P V#R U W V_OR#W V_PU#M P R V#M V#R R W V_OR#W V_PU#M N P V#L V#R V W V_OR#W V_PU#T H M V#J V#R R W V_OR#W V_PU#U L V#H V#R R V_PU#U H F V#F V#R R J V_ V_PU#V F F V#N V#R0 J0 V_#F V_PU#V F V# V#T T V_#F 00m V_PU# 0 H V# V#T N J V_#J V_PU# H H0 V#H V#T T V_PU#F H 0 V# V#T P ead: Y V_0 V_#U V_PU#F H J V# V#T T U ohm, 00m. V_# V_PU#F F V# V#T U V_#W V_PU#F W0 V# V#T T Y V_0 V_# V_PU# F W V# V#T W U VPT-P-U V_# V_PU# P V#0 V#T J 00m V_# V_PU#H H J0 V# V#U U V_# V_PU#H V# V#U N 0 V_# V_PU# H t least 0 V_0 V# V#V M L VPT-P-U V_# V_PU# K u*(r<=00), u*. V# V#V V H0K-00T0P V_# V_PU# L V# V#W W.00. F V_0_ V_#F V_0_PI V# V#W M V_#N H H0KF-00-P V_#K V_# K V# V#V V V# V#W W H V_0_V_ V_#K V_#R M 0 P PI POWR.00.0 V#0 V#V V 0 V_#F V_#R T V# V#W W 0 P V_#F. V_#U T V# V#Y U t least u*. L V_# V_# M ead: F V# V#Y U L V_# V_#K W F 0ohm,. V# V# J V_# V_#L W V# V# V V_#M V_#L V# V#H V_#W F V#F V#H R0M-P V# V#.R0.0U V# V#F0 F0 K 0 0 V# V#F K V V#H V# 0 J V#J V# 0 V_0 V#K0 V# K V#K V#0 K V#K V# F ead: K V#K V# K 0ohm,. V#K V# M H V#H V#0 0 L J V#J V# H0KF-00-P V#K V#K K.00.0 V#K K U0VKX-P 0U0VZY-P U0VKX-P U0VKX-P U0VKX-P 0U0VZY-P 0U0VZY-P U0VKX-P U0VKX-P t least 00u*(R<=0), u*. U0VKX-P U0VKX-P U0VKX-P U0VKX-P U0VKX-P U0VKX-P U0VKX-P U0VKX-P U0VKX-P U0VKX-P U0VKX-P U0VKX-P U0VKX-P U0VKX-P U0VKX-P U0VKX-P V_0_V_ upply ignal group Icc-max V_0 V_0 _0 OR POWR PI. V_ V_MM. 0V_0 POWR MM POWR PU IF POWR V_OR V_ V_ V_PU. 0U0VZY-P 0U0VZY-P 0U0VZY-P U0VKX-P 0U0VZY-P 0U0VZY-P U0VKX-P U0VKX-P U0VKX-P U0VKX-P U0VKX-P U0VKX-P U0VKX-P U0VKX-P U0VKX-P U0VKX-P U0VKX-P U0VKX-P U0VKX-P U0VKX-P U0VKX-P U0VKX-P U0VKX-P U0VKX-P U0VKX-P U0VKX-P U0VKX-P U0VKX-P U0VKX-P U0VKX-P U0VKX-P U0VKX-P U0VKX-P UF R0M-P.R0.0U Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. R0M ( of ) Power ize ocument Number Rev arda- ate: Wednesday, pril, 00 heet 0 of

11 , M [..0] M, M [..0] M 0 0 M 0 M 0 /R 0 M R#, 0 M 0 R# 0 M R#, 0 M /W 0 M W#, 0 M W# 0 M W#, 00 M / M #, 00 M # M #, M M M /0 0 M_#, M 0# 0 M_0#, M / M_#, M # M_#, M M M K0 M_K, M K0 M_K0, M K 0 M_K, M K 0 M_K, M 0 M 0 0 M 0/P K0 0 M_LK_R 0 M 0/P K0 0 M_LK_R 0 M /K0 M_LK_R# 0 M K0# M_LK_R# M M M K M_LK_R M K M_LK_R0 /K M_LK_R# K# M_LK_R#0 M M M[..0] M M0 M M M0 / M0 0 M M / M0 0 M M M M M M M M 0 M M M 0 M 0 M M M 0 M 0 M M M 0 M M M M M M Q0 M 0 M M M 0 M M M Q Q0 M M M M Q0 M M M M Q[..0] M Q Q M 0 M M M Q Q0 M 0 M M M Q Q M M Q[..0] M Q Q M M Q Q M_T,,, M Q Q M Q Q M_LK,,, V_0 M Q Q M_T M Q Q L M Q Q M_LK M Q Q M Q Q L M Q Q VP M Q Q V_0 M Q Q M Q Q VP M Q0 Q 0 M Q Q M Q Q0 00 R 0KRJ--P M Q0 Q 0 M Q Q M Q Q UVZY-P M Q Q N#0 0 M Q Q M Q Q N# 0 UVZY-P M Q Q N#0 0 M Q Q N# M Q Q N# M Q Q N#0 0 M Q Q N# M Q Q N#/TT M Q Q N#0 0 M Q Q M Q Q N#/TT M Q Q M Q Q M Q0 Q V M Q Q M Q Q0 V M Q0 Q V M Q Q V M Q Q0 V M Q Q V M Q Q V M Q Q V M Q Q V M Q Q V M Q Q V M Q Q V 0 M Q Q V M Q Q V 0 M Q Q V 0 M Q Q V M Q Q V 0 M Q Q V M Q Q V M Q0 Q V M Q Q V V_ M Q Q0 V M Q0 Q V V_ M Q Q M Q Q0 V M Q Q V M Q Q M Q Q V M Q Q V M Q Q V M Q Q V M Q Q V M Q Q V M Q Q V M Q Q V M Q Q V M Q Q V M Q Q V M Q Q V M Q0 Q V M Q Q V M Q Q0 V M Q0 Q V M Q Q V M Q Q0 V M Q Q V M Q Q V M Q Q V M Q Q V 0 M Q Q V M Q Q V 0 M Q Q V 0 M Q Q V M Q Q V M Q Q V 0 M Q Q V M Q Q V M Q Q V M Q Q V M Q0 Q V M Q Q V M Q Q0 V M Q0 Q V M Q Q V M Q Q0 V M Q Q V M Q Q V 0 M Q Q V 0 M Q Q V 0 M Q Q V M Q Q V 0 M Q Q V M Q Q V M Q Q V M Q Q V M Q Q V M Q Q V M Q Q V M Q Q V M Q0 Q V M Q Q V 0 M Q Q0 V M Q0 Q V 0 M Q Q V M Q Q0 V M Q Q V M Q Q V Q V M Q Q V M Q#0 V Q V M Q# /Q0 V M Q#0 V M Q#[..0] M Q# /Q V M Q# Q0# V M Q# /Q V M Q# Q# V M Q# /Q V M Q# Q# V M Q# /Q V M Q# Q# V M Q# /Q V M Q# Q# V M Q# /Q V 0 M Q# Q# V /Q V M Q# Q# V 0 M Q0 V Q# V M Q Q0 V M Q0 V M Q[..0] M Q Q V M Q Q0 V M Q Q V M Q Q V 0 M Q Q V M Q Q V 0 M Q Q V M Q Q V M Q Q V M Q Q V M Q Q V M Q Q V Q V M Q Q V V Q V, M_OT OT0 V V, M_OT OT V, M_OT0 OT0 V R_VRF_ V 0, M_OT OT V VRF V V 0 R_VRF_ V V VRF V V V 0 Wistron orporation N 0 N 0 F,, ec., Hsin Tai Wu Rd., Hsichih, N N 0 KT-OIMM00UP Taipei Hsien, Taiwan, R.O MH MH MH MH U0VZY-P UVZY-P Reverse TYP High.mm nd source:.00. U0VZY-P UVZY-P M Reverse TYP R-00P--P-U High.mm.00. nd source:.00. R ocket arda- ize ocument Number Rev ustom ate: Wednesday, pril, 00 heet of

12 PRLLL TRMINTION ecoupling apacitor Put decap near power(0.v) and pull-up resistor Put decap near power(0.v) and pull-up resistor R_VRF_0 R_VRF_0 RN M M 0 M M_K, M [..0], RNJ--P UVZY-P UVZY-P UVZY-P UVZY-P UVZY-P UVZY-P UVZY-P UVZY-P UVZY-P UVZY-P UVZY-P M_OT, R RJ--P M R RJ--P RN0 M 0 M M M UVZY-P UVZY-P UVZY-P UVZY-P UVZY-P UVZY-P UVZY-P UVZY-P UVZY-P UVZY-P UVZY-P RNJ--P RN M W#, M R#, M M_#, RNJ--P RN M M M V_ Place these aps near M M RNJ--P U0VZY-P 0 U0VZY-P U0VZY-P 0 00 RN U0VZY-P U0VZY-P UVZY-P UVZY-P M M M M M_OT0, M M_0#, M #, M_OT, M_#, M_OT, M_#, RNJ--P RN RNJ--P UVZY-P UVZY-P RN RNJ--P RN Place these aps near M M_K0, M_K, V_ M_K, RNJ--P U0VZY-P U0VZY-P U0VZY-P U0VZY-P U0VZY-P 0 UVZY-P UVZY-P UVZY-P UVZY-P Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. R Termination Resistor arda- ize ocument Number Rev ate: Wednesday, pril, 00 heet of

13 TY_L# PWRL# HRR_L# _TFULL# T_L# WLN_L# TY_L# K R 00RJ--P PWRL# R 00RJ--P HRR_L# K R 00RJ--P _TFULL# R 00RJ--P T_L# Front panel L utton V V V V V V luttooth Wireless harger Power R 0RJ--P LV_ON _ON LV_0 L L-Y--P.000. L L---P.000.L0 L L-Y--P R K 00RJ--P.000. nd source: Layout 0 mil _ON V_ V_ V_0 V_0 V_0 U0VKX-P 0 UVZY-P L L-Y--P.000. T_TN# WIRL_TN# on Front Panel on Front Panel on Front Panel on Front Panel on Front Panel TTN W-LI-P U OUT N ON/OFF# Layout 0 mil R0 0RJ--P U0 IN N IN T0IU--TP.00.P U0VZY-P V_0 L on Front Panel L---P.000.L0 U0VKX-P L L---U-P.000.P0 UVZY-P 0 IN OUT N ON/OFF# N# T0IV-T-P.00.F WLTN V_0 UVZY-P _PWR U0VKX-P harger: OFF : attery or only Orange : harging Orange link : attery low Power: reen : 0 Orange : Orange linking : nter V_0 RN RN0KJ--P W-LI-P dge Trigger Pin Pin ymbol Pin 0.V U- U+ N N Inverter Pin Pin ymbol Vin Vin PWM LON N N Launch ymbol V_0 PWRTN# PRORM# UTTON# INTRNT# MIL# N MIL_L# PWR L# N INT_MIP INT_MIN L ONN P_L# NUM_L# L/INVRTR/ ONN L L MH MH 0 MLX-ON--P-U 0.K0.00 st source: 0.K0.00 T_L# WLN_L# V_0 _PWR MI_L# NUM_L# P_L# RIHTN R R00P0V--P HRR_L# _TFULL# PWRL# TY_L# R R00P0V--P P_L# NUM_L# MI_L# IPX-ON0--P 0.F0.00 R 0RJ--P R 0RJ--P Layout 0 mil V_0 U0VKX-P TXLK- TXLK+ TXOUT- TXOUT+ TXOUT- TXOUT+ TXOUT0- TXOUT0+ TXOUT0- TXOUT0+ TXOUT- TXOUT+ TXOUT- TXOUT+ TXLK- TXLK+ U0VZY--P FILTR--P MI Modify V_0 R KRJ--P T U0VKX-P R WPT-U PVJN-P 00PVJN-P L 00P0VJN-P UVKX-P I_LK I_T V_0 LV_0 RIHTN LON_OUT ROM_L# R0 0RJ--P T_L# PT 0RJ--P HL# R 0RJ--P H_L# 0 00P0VJN-P VN HNNL O HNNL U_PN U_PP TOUT 00P0VJN-P 00P0VJN-P ummy when use I ummy when use T TOP VIW 0 L Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. L / LUNH / Ls ards- - ize ocument Number Rev ate: Wednesday, pril, 00 heet of 0U0VZY-P T PT UVZY-P R 00KRJ--P T R 0KRJ--P

14 Layout Note: Place these resistors Ferrite bead impedance: 0 ohm@00mhz close to the RT-out V_0 connector L R R RT_R V_RT_0 LMP00N-P.00.0 HH-0PT-P L RN RN RT_ LMP00N-P.00.0 LU R 0RF--P R Layout Note: * Must be a ground return path between this ground and the ground on the V connector. Pi-filter & 0 Ohm pull-down resistors should be as close as to RT ONN. R will hit Ohm first, pi-filter, then RT ONN. 0RF--P R 0RF--P P0VN-P LU P0VN-P L LMP00N-P.00.0 P0VN-P Modify for IV issue RT_IN# Hsync & Vsync level shift V_0 P0VN-P P0VN-P RT_ P0VN-P T JV_H JV_V LK K RN RNKJ--P 00P0VJN-P 00P0VJN-P P0VJN--P RT I/F & ONNTOR P0VJN--P RT 0 VIO---P-U RT_R RT_ RT_ When no RT_IN#, replace to Kohm. R RJ--P 00P0VJN-P 0UVKX-P V_0 V_0 R 0KRJ--P VPT-P-U RT_IN# UVZY-P _LK & T level shift V_0, _HYN R HYN_ RJ-L-P U RT_HYN JV_H R 0RJ--P PH at R0M side Modify for IV issue THTPW-P For ystem RT, _VYN R VYN_ RT_VYN JV_V RJ-L-P R 0RJ--P MH_T R 0R00-P T U THTPW-P Q N00PT-U.00.F TV OUT ONN MH_LK 0 P0VJN-P L V_0 V_0 HROM LUM RM_ TV_RM TVOUT IN-UH--P TV TV TV TV R 0RF--P 0 RT_R TV P0VJN-P P0VJN-P LUM_ P0VJN-P VPT-P-U L MININ--U-P VPT-P-U LUM_ TV_LUM.00. IN-UH--P OMPOIT TV TV TV Reverse type R RT_ 0RF--P 0 RM_ TV P0VJN-P P0VJN-P Wistron orporation VPT-P-U F,, ec., Hsin Tai Wu Rd., Hsichih, P0VJN-P L0 VPT-P-U Taipei Hsien, Taiwan, R.O.. OMP_ TV_OMP IN-UH--P TV RT_ R TV TV OMP_ RT/TV onnector 0RF--P ize ocument Number Rev TV 0 P0VJN-P P0VJN-P VPT-P-U arda- VPT-P-U ate: Wednesday, pril, 00 heet of R 0R00-P LK Q N00PT-U.00.F

15 V_0 L t least 0u* u* KRF--P PI_[0..],,,, ead: H0KF--P U.00.0 R 00ohm, 0 RT# PI_LK0_R _LK_PM N_RT# 0 _LK_PM, 00m. UVZY-P RJ--P _RT# of PILK0 U R RF--P PI_LK_R _LK LK_, 0U0VZY-P PILK T R RF--P LK_PI_IH J PI_LK_R R RF--P _LK_LN _LK_LN, UVZY-P PI_RLKP PILK U LK_PI_IH# J PI_LK_R _LK_MINI PI_RLKN PILK V R RF--P _LK_MINI, PI_LK_R _LK_K _LK_K, 0UVKX-P TX0P PILK W R0 RF--P PI_LK_R _LK_FWH PI_RX0P_ P _LK_FWH, 0UVKX-P TX0N PI_LK_R _LK_IO PI_RX0N_ PI_TX0P PILK U R RF--P P TXP PI_TX0N PILK V R RF--P _LK_IO, 0UVKX-P PI_LK_R PIF_OUT_TRP PI_RXP_ M R 0R00-P PIF_OUT_TRP 0UVKX-P TXN PI_RXN_ PI_TXP PIF_OUT/PIO T M PI_TXN t least K V_0 PI_VR PI_TXP PIRT# J PIRT#,,, K R u* PI_TXN R0 H RJ--P PI_TXP 0.u* H PI_0 PI PULL UP U0VKX-P PI_TXN 0/ROM W U0VKX-P PI_ 0R-0-U-P PI_TX0P_ /ROM Y R0 PI_ V_0 PI_TX0P_ T PI_TX0N_ PI_TX0N_ PI_RX0P /ROM W KRF--P IV Modify ead: T PI_ PI_TXP_ PI_TXP_ PI_RX0N /ROM W T PI_ ohm, PI_TXN_ PI_TXN_ PI_RXP /ROM RN T PI_ PI_TOP# PI_RXN /ROM Y 00m. M PI_ PI_TR# PI_RXP /ROM M PI_ PI_RQ# PI_RXN /ROM M PI_ PI_FRM# U0VKX-P U0VKX-P PI_RXP /ROM U0VKX-P M PI_ PI_RXN /ROM Modify PI_0 PI_LRP 0/ROM RNKJ--P R 0RF--P PI_ R PI_LRN PI_ PI_VR 0RF--P PI_LRP /ROM J RN0 PI_LRN /ROM PI_ R KRF-P PI_LI /ROM PI_ PI_LI /ROM PI_ PI_LOK# V_ PI_PV /ROM U PI_ PI_IR# PI_PV /ROM0 PI_ /ROM J U PI_ RNKJ--P N /ROM U PI_ /ROM H Modify PI_0 PI_VR F PI_VR_ 0/ROM RN PI_ PI_RQ# R V O F RT# PI_VR_ /ROM J PI_ PI_VL# PLT_RT# F PI_VR_ /ROM PI_ PI_RQ#,,,,, PLT_RT# RJ--P Y N PI_VR_ /ROM H PI_ PI_RQ#0 PI_VR_ PI_ R PI_VR_ H NZPX-P PI_ PI_VR_ RNKJ--P..H J PI_ PI_VR_ H J PI_ RN PI_VR_ L PI_ PI_RR# PI_VR_0 uffered to ensure clean edges. L PI_0 PI_RQ# PI_VR_ 0 L PI_ PI_PRR# PI_VR_ N PI_/#0 PI_/#0,,, R PI_VR_ 0#/ROM0 PI_/# PI_/#,,, 0RJ--P #/ROM F PI_/# RNKJ--P #/ROMW# J PI_/#,,, PI_/# # PI_/#,,, Modify PI_FRM# RN PI_FRM#,,, FRM# PI_VL# INT_PIRQ# VL#/ROM0 H PI_VL#,,, PI_IR# INT_PIRQH# IR# PI_IR#,,, PI_TR# INT_PIRQ# PI_TR#,,, P0VJN--P TR#/ROMO# PI_PR INT_PIRQF# PR/ROM F PI_PR,,, PI_TOP# TOP# Y PI_TOP#,,, PI_PRR# RNKJ--P PI_PRR#,,, X R PRR# PI_RR# PI_RR#,,, - Modify R RO-KHZ-P RR# PI_RQ#0 PI_RQ#0 0MR-P RQ0# J PI_RQ# PI_RQ# LP PULL UP 0MR-P.00.0 RQ# PI_RQ# RQ# PI_RQ# PI_RQ# RQ#/PM_RQ0# H PI_RQ# PI_RQ# V_0 RQ#/PLL_P/PM_RQ# H PI_NT#0 NT0# PI_NT#0 PI_NT# NT# F RN PI_NT# PI_NT# LP_L0 PI_NT# No implemented as PLP# P0VJN--P NT# H PI_NT# LP_L NT#/PLL_P/PM_NT0# PI_NT# PI_NT# LP_L NT#/PLL_P0/PM_NT# TP TP0 PM_LKRUN# LP_L LKRUN# PM_LKRUN#,,,,, R PI_LOK# 0_PLP# LOK# F 0_PLP# RN00KJ--P INT_PIRQ# INT#/PIO INT_PIRQ# RN 0RJ--P INT_PIRQF# INT_PIRQF# K_X INTF#/PIO F INT_PIRQ# PM_LKRUN# X INT#/PIO F INT_PIRQ# INT_PIRQH# INT_RIRQ INTH#/PIO F INT_PIRQH#, Q LP_LRQ0# N00PT-U LP_LRQ# LP_L[0..],,.00.F R K_X X V_UX FWH_INIT# LP_L0 RN0KJ--P H_PLP# H_PWR L0 0RJ--P LP_L, H_PWR TI Modify H_INTR PU_P L LP_L H_INTR W H_NMI INTR/LINT0 L H LP_L H_NMI W nd source: H_INIT# NMI/LINT L H 0RJ--P LP_LFRM# H_INIT# W LP_LFRM#,,, HH-0PT-P H_MI# INIT# LFRM# F R LP_LRQ0# RT H_MI# MI# LRQ0# J LP_LRQ0# LP_LRQ# H_INN# N LRQ# H MRQ# RTT H_INN# H_0M# INN# MRQ# W K INT_RIRQ PWR H_0M# INT_RIRQ,,,, PRLPVR_ H_FRR# 0M# RIRQ F HH-0PT-P N, PM_PRLPVR H_FRR# Y MH H_TPLK# H_TPLK# FRR# RT_LK MH RT_LK,0 MH PU_TP#_ TPLK#/LLOW_LTTP RTLK RT_IRQ# MH H V_ RT_IRQ# Q PU_TP#/PLP_V# RT_IRQ#/PWR_TRP F R 0RJ--P N00PT-U PRLPVR_ N W RT_VTIN RTTIN T-ON-U-P.00.F LT_RT# PRLPVR VT R TP0 TP LT_RT# RT_N KRJ--P UF PU_TP# R R 0-P.0.00U PU_TP#_ R Wistron orporation PU_TP# V_0 Pop-up and e support U0VKX-P F,, ec., Hsin Tai Wu Rd., Hsichih, TLXMTX--P 0KRJ-L-P KRJ--P R Taipei Hsien, Taiwan, R.O.. KRJ--P K P0VJN-P MRQ# K MRQ# HH-0PT-P 0 TI-0 ( of ) PI, PI HH-0PT-P ize ocument Number Rev P0VJN--P 0U0VKX-P 00P0VJN-P PI_PV 0P0VJN-P R XTL PI XPR INTRF PU PI INTRF RT PI LK LP K arda- - ate: Wednesday, pril, 00 heet of

16 When no T replace to 0 ohm. U T_TXP0 _T_TXP0 T_TXP0 U0VKX-P T_TXN0 _T_TXN0 T_TXN0 U0VKX-P T H T_TX0+ of T J T_TX0- PI_IOR I_PIOR INT_IRQ T_RXN0 T_RXN0 U0VKX-P _T_RXN0 I_P0 T_RXP0 T_RXP0 U0VKX-P PI_IRQ T H0 _T_RXP0 T_RX0- PI_0 T J0 T_RX0+ PI_ I_P PI_ Y I_P H T_TX+ PI_K# I_PK#, J T_TX- PI_RQ I_PRQ Modify PI_IOR# I_PIOR# H T_RX- PI_IOW# I_PIOW# J T_RX+ PI_# W I_P# PI_# W I_P# H T_TX+ H I_P0 T_X T_TX- PI_0 PI_ I_P H I_P P0VJN--P T_RX- PI_ J I_P T T_RX+ PI_ F PI_ I_P J I_P R T_TX+ PI_ H H PI_ J I_P X T T_TX- I_P 0MRJ-L-P PI_ J XTL-MHZ-0P H T_RX- PI_ H I_P.000. R J T_RX+ PI_ I_P I_P0 T PI_0 F T_L PI_ F I_P I_P T_X KRF--P T_X PI_ F I_P T T_X PI_.000.? I_P T_X PI_ I_P P0VJN--P T_X PI_ T_L# T_T# PLLV_T PLLV_T_ J0 PLLV_T_ N J N0 J XTLV_T XTLV_T N V_0 PLLV_T N V_T V_T_ N R UVZY-P V_T_ V_T_ N ead: T V_T_ N F 0R-0-U-P T V_T_ 00ohm, T F V_T_ N M 00m. 0 V_T_ N T UVZY-P V_T_ N0 V H 0U0VZY-P V_T_ H V_T_0 N0 N t least J V_T_ N P J u* V_T_ N W J V_T_ J V_T_ N P J V_T_ N P N P V_0 XTLV_T V_T_ N T V_T_ N T R UVZY-P V_T_ V_T_ N V V_T_ N L ead: T t least V_T_ N M 0R-0-U-P 00ohm, u* T V_T_ N V 00m. V_T_ N M V_T_ N P V_T_0 N M UVZY-P V_T_ N V F V_T_ F V_T_ F V_T_ F V_T_ N N V_T_ V_T_ N M V_T_ V_T_ V_T_0 V_0 V_T V_T_ V_T_ R UVZY-P UVZY-P V_T_ 0 V_T_ ead: T V_T_ H0 0R-0-U-P V_T_ H T T T T T V_T_ 00ohm, 00m. 0U0VZY-P 0-P t least u* 0.u* UVZY-P UVZY-P UVZY-P RIL T RIL T POWR T /00 HW MONITOR (00) PI ROM Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. TI-0 ( of ) I/T ize ocument Number Rev arda- ate: Wednesday, pril, 00 heet of

17 V_0 U 0U0VKX-P UVZY-P UVZY-P UVZY-P UVZY-P VQ_ of V_ t least VQ_ V_ 0 0u*, VQ_ V_ 0 VQ_ V_ u*. L VQ_ V_ L VQ_ V_ M VQ_ V_ P VQ_ V_ P 0U0VZY-P UVZY-P UVZY-P VQ_ V_ UVZY-P UVZY-P T VQ_0 V_0 V VQ_ V_ W VQ_ V_ W VQ_ I/O V_ F W VQ_ Power V_ F W VQ_ V_ V_0 VQ_ V_ J VQ_ V_ J 0U0VKX-P UVZY-P UVZY-P UVZY-P VQ_ V_ L VQ_ V_ L VQ_0 V_0 M t least VQ_ V_ M u*, VQ_ V_ M 0 VQ_ V_ M u*. VQ_ V_ N H VQ_ V_ N J VQ_ V_ P J VQ_ V_ P J U0VZY-P UVZY-P UVZY-P VQ_ V_ P V_ R M V_ V_0 R M V_ V_ R N V_ V_ T N V_ V_ V_ T N V_ ore V_ U R UVZY-P V_ Power V_ U UVZY-P R V_ V_ V U V_ V_ V t least U V_ V_ V U u*, V_0 V_ V V V_0 V V_ 0.u*. V V_ V_ V V_ W _.V_ V_ W _.V_ V_ Y F V_ UVZY-P _.V_ J V.V_ V_ J _.V_ V_ Vf = 0.v (@m) K UVZY-P V_ UVZY-P _.V_ v (@0m) t least V_ 0.u*. _.V_ V_0 H _.V_ V_ R H _.V_ V_ t least H V_0 K 0 0V_0 _.V_ V_ u* V_ HH-0PT-P U_PHY_.V_ V_ J KRJ--P 0.u* U_PHY_.V_ V_ J U_PHY_.V_ V_ J 0 UVZY-P UVZY-P UVZY-P U_PHY_.V_ t least U_PHY_.V_ V_VRF UVZY-P 0.u*. PI_V_ V_0 K V_VRF PI_V_ MIN. PU_PWR PI_V_ t least HH-0PT-P NORML.0 V_0 V_VRF PI_V_ F u*. L V_VRF PI_V_ MX. VVK_0 PI_V_ ead: H0KF--P VK PI_V_ t least ystem PLL Power.00.0 PI_V_ H UVZY-P 00ohm, 0.u*. N PI_V_ J PI_V_0 J 00m. VK PI_V_ J PI_V_ K V PI_V_ L UVZY-P UVZY-P PI_V_ V PI_V_ PI_V_ L V_0 must never exceed V_VRF by more than 0.V. V PI_V_0 PI_V_ L V PI_V_ PI_V_ L V PI_V_ PI_V_ L V PI_V_ PI_V_ M V PI_V_ PI_V_ M V PI_V_ PI_V_0 M U PI_V_ PI_V_ N T V_ PI_V_ PI_V_ N T PI_V_ PI_V_ P T V_ PI_V_ PI_V_ P T PI_V_0 PI_V_ P T V_0 V_0 PI_V_ PI_V_ P P PI_V_ PI_V_ P VPT-P-U 0-P VPT-P-U K V HH-0PT-P V_0 must never exceed V_0 by more than 0.V. V_0 must start ramping up within ms of V_0 starting to ramp p. U0VZY-P Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. TI-0 ( of ) POWR arda- ize ocument Number Rev ate: Wednesday, pril, 00 heet of

18 K_LP_WK U PIO PIO of U M_PUPWR IH_PM# RI# PI_PM#/VNT# ULK LK_IH NW RN0KJ--P V_ PM_LP_# RI#/XTVNT0# U_POMP 0,,,, PM_LP_# F PM_LP_# LP_# U_ROMP R0 U,, PM_LP_# KRF-P PM_PWRTN# LP_# RN U_T PM_PWRTN# U_O# _PWR PWR_TN# U_TT 0 U_T0 _PWR PM_U_TT# U_TT0 0 TP TP0 PWR_OO,, PM_U_TT# TP TP0 U_O# U_O# U_TT# MINI F U_O#0 _TT N N H RN0 V_ U_O# TT N N RN0KJ--P K0T TT0 K0T F KRIN# 0IN N0 RN0KJ-L-P KRIN# I#_K KRT# N I#_K PM# MI#_K LP_PM#/VNT# R MI#_K WI# _TT U_HP+ 0KRJ--P 0RJ--P LP_MI#/XTVNT# R0 Y_RT# _TT/VNT# U_HM- V_ F PI_WK# Y_RT#/PM# RN0 PI_WK# U_PP PM# WK#/VNT# U_HP+ U_PN RI# PM_THRMTRIP#_ LINK/PM# U_HM- H 0 PM_U_TT# PM_LP_# MLRT#/THRMTRIP#/VNT# U_PP IH_PM# U_O# U_HP+ U_PN _TLRT# U_O# RMRT# U_HM- RMRT# V_ U_PP X_LK U_HP+ _OIN U_HM- U_PN R 0R00-P M_O RNKJ--P-U V_ U_PP V_0 PIO N U_HP+ U_PN PIO ROM_#/PIO U_HM- H VT_PWR HI#/PIO, VT_PWR U_PP PIO VT/PIO U_HP+ RN U_PN Z_RT# PIO PIO U_HM- H 0 PI_WK# PM_PWRTN# PIO 0 Z_PKR U_PP I#_K Y_RT# PKR/PIO U_HP+ RN,,, M_LK U_PN PM_LP_# L0/PO0# U_HM- RN0KJ--P,,, M_T V_ PM_THRMTRIP#_ 0/PO# N U_HP0+ U_PP0 F V_ U_PN0 _L N U_HM0- H RN0KJ-L-P V_U TI Modify L/PIO R0 _YN M_PUPWR _/PIO R0 VTX_0 UVZY-P UVZY-P TP0 TP LT_P/MUXL/PIO0 0KRJ--P t least _RT# N VTX_ R VTX_ 0R-0-U-P 0KRJ--P u*, ead: PIO VTX_ R VTX_ 0.u*. 0KRJ--P N ohm, TI Modify U_O# VRX_0 RN N 00m. _ITLK WI# U_O# U_O#/VNT# VRX_ 0 WI# Z_IN Z_RT# VRX_ UVZY-P UVZY-P 0U0VZY-P U_O#/VNT# 0R00-P R0 Z_YN U_O# U_O#/Z_RT#/PM# VRX_ V_V 0_PLP# U_O# L U_O# U_O#/PM# VRX_ U_O# U_O#/PM# UVZY-P U_O# RN0KJ--P U_O# U_O#/FNOUT/LL#/PM# V t least H0KF--P U_O#0 U_O#/PM#.00.0 U_O0#/PM0# V.u*, ead: 0 Z_ITLK_ R RJ--P 0 0.u*. Z_ITLK_M Z_ITLK V_U_ R RJ--P N 00ohm, 0 Z_TOUT_ Z_TOUT V_U_ R0 Z_ITLK RJ--P M Z_OUT V_U_ 0 00m. Z_TOUT_M R RJ--P K 0 Z_YN_ Z_YN N V_U_ R RJ--P L Z_YN V_U_ Z_YN_M R RJ--P K N V_U_ UVZY-P 0 Z_RT#_ R RJ--P Z_RT#_M Z_RT# _ITLK V_U_ R RJ--P TP0 TP L _ITLK/PIO V_U OUT L _OUT/PIO V_U_ 0 Z_TIN0 L Z_IN0/PIO V_U_0 Z_TIN J Z_IN Z_IN/PIO V_U_ J V_0 TP0 TP _YN Z_IN/PIO V_U_ 0 M _RT# _YN/PIO0 V_U_ TP0 TP0 L _RT#/PIO V_U_ TP0 TP M_LK V_U_ M_T V_U_ TP0 TP K_LP_WK V_U_ F PIO FNOUT0/PIO V_U_ F RN TP0 TP PIO PIO V_U_ F RNKJ--P TP0 TP 0_PLP# RQ#/PIO V_U_0 F V_0 0_PLP# PIO PLP_O#/PIO V_U_ F TP0 TP _TLRT# NT#/PIO V_U_ F 0 THRM# R T 0_H_LP# TLRT#/PIO0 V_U_ F _L LP#/LT_TP# V_U_ 0RJ--P _ N V_U_ V_U_ H V_U_ H RN V_U_ J RN0KJ--P V_U_ J PH 00 ohm at PU side V_ V_ V_U_0 J V_U_ J V_U_ J H_PULP# 0_H_LP# V_U_ J H_PULP# U U R0 0R00-P RMRT#_K_ RMRT# 0-P RMRT#_K 0 V_0 TLXMTX--P TLXMTX--P Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. R PIO 0KRJ--P R PIO 0KRJ--P TI-0 ( of ) U PIO R MI#_K ize ocument Number Rev 0KRJ--P RN TI Modify ZLI PI/WK UP VNT PIO U O U POWR U INTRF arda- U Pair evice 0 U T ate: Wednesday, pril, 00 heet of

19 RQUIR TRP V_ V_0 V_0 V_0 V_0 V_ V_0 V_0 _OUT,0 RT_LK, _LK_K, _LK_IO, _LK_PM, _LK_ R 0KRJ--P R 0KRJ--P R 0KRJ--P RT_IRQ# PIF_OUT_TRP, _LK_LN, _LK_MINI, _LK_FWH,,, LP_LFRM# R0 0KRJ--P R 0KRJ--P R 0KRJ--P R0 0KRJ--P 0 00 PI_LK0 PM PI_LK I PI_LK LN PI_LK MINI PI_LK K PI_LK FWH PI_LK IO PI_LK PIFOUT PULL HIH PULL LOW _OUT U U TRP IL U TRP FULT RT_LK INTRNL RT FULT XTRNL RT PI_LK U INT. U PLL U XT. U MHZ OUR FULT PI_LK PU IF=K PU IF=P FULT PI_LK0 PI_LK ROM TYP: H, H = PI ROM H, L = LP I ROM FULT L, H = LP II ROM L, L = FWH ROM NOT: FOR 0, PILK[:] R ONNT TO UTRT LL PILK[:0] PI_LK0 ROM TYP: H, H = PI ROM L, L = FWH ROM PI_LK H, L = PI ROM L, H = LP ROM FULT PULL HIH PULL LOW PWRON MNUL PWR ON FULT UTO PWR ON PIF_OUT IO MHz IO MHz FULT PI_LK M XTL MO NOT UPPORT MHZ O MO FULT PI_LK U PHY POWROWN IL FULT U PHY POWROWN NL PI_LK PI LN UTO TT FULT PI LN FORIN TO LN U ONLY LFRM# NL THRMTRIP# FULT IL THRMTRIP# Require upper addr bits set to "". U wake from supported. U TRP V_0, I_PK#,,,,,,,,,,,,,,,, PI_ PI_ PI_ PI_ R0 0KRJ--P R 0KRJ--P R 0KRJ--P 0P0VJN-P R 0KRJ--P R0 0KRJ--P R 0KRJ--P R 0KRJ--P R 0KRJ--P R 0KRJ--P R 0KRJ--P R 0KRJ--P R 0KRJ--P R0 0KRJ--P R 0KRJ--P R 0KRJ--P I_K# PI_ PI_ PI_ PI_ PI_ PI_ PULL HIH U LON RT FULT YP PI PLL YP PI LK YP I PLL U PROM PI TRP PULL LOW U HORT RT 0 ONLY 00 ONLY U PI PLL FULT U PI LK FULT U I PLL FULT U FULT PI TRP FULT NOT: FOR 0, PI_ I RRV 00 ONLY Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. TI-0 ( of ) TRPPIN ize ocument Number Rev arda ate: Wednesday, pril, 00 heet of

20 V_0 *Layout* mil FN_V R0 0KRJ--P FN_V UVZY-P UVKX-P --P 00P0VKX-P FN_F *Layout* mil FN -ON-P 0.F0.00 V_0 R 0RJ--P 0 etting T as egree V_R =(((egree-)*0.0)+0.)*v, PUR_HW_HUTOWN# *Layout* 0 mil THRM# _PWROK V_ R0 0KRJ--P V_UX_ R0 0KRJ--P U0VZY-P V_0 R 0RJ--P T_HW_HUT# R _RT# KRJ--P R0 0KRF--P V 0 LRT# V_R XP:0 egree (PU) XP:H/W etting 00(T) XP:0 egree (ystem) _K M_ M XN _XN _XP _XP P-LO P-LO Place near chip as close as possible 00P0VKX-P 00P0VKX-P nd source: ystem ensor, Put between PU and N.. For PU ensor 0P0VJN-P H_THRM H_THRM. T ensor KPVKX-P UVZY-P R KRF-P UVZY-P R KRF-L-P R 0R00-P UVZY-P U V 0 V XP XP XP LRT# THRM# THRM_T RT# FN F LK L N# N N N N 0 N FUF-P P0VKX-P 0P0VJN-P Q H0PT-P Q H0PT-P TMP. igital Output ata its ign M L XT K suspend clock output V_ U ,,,, PM_LP_#, RT_LK.00.0 KHZ TLX0MTX-P R 00RJ--P _K R 0KR-P Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. Thermal/Fan ontrollor ize ocument Number Rev ustom arda- ate: Wednesday, pril, 00 heet 0 of

21 T onnector V_0 K PWR TR 00mil V_0 H +V_MOTOR KY 0 +V_LOI L PI# RT# TP V P# TP0 V V INTRQ IOR V IOR# V IOW# V MRQ MK# 0U0VZY-P V RRV# TP V RRV# TP0 V RRV# I_P I_P I_P + I_P - I_P 0 I_P0 - I_P 0 + I_P I_P I_P N 0 I_P N 0 I_P N I_P N I_P N I_P N I_P0 N 0 N N I_P0 N I_P 0 N I_P N I_P# N I_P# 0# N # N N NP NP N 0 NP NP N 0.F0.00 PT :.00. ON+P+-P H_L PI HRV#_ H_L# INT_IRQ I_PIOR I_PIOR# I_PIOW# I_PRQ I_PK# T_RXP0 T_RXN0 T_TXN0 T_TXP0 H_L# V_0 V_0 I_P I_P I_P0 I_P I_P I_P I_P I_P I_PRQ I_PIOR#, I_PK# ROM onnector I_P I_P# lose to onnector PI HRV#_ L I_P I_P I_P I_P I_P I_P I_P I_P0 I_PIOW# I_P I_P0 I_P# ROM_L# N : Master Open: lave V_0 V_0 ROM I_PIOR INT_IRQ 0 V_0 V_0 V to V level shift for H 0 MLLPT-P UVZY-P V_0 UVZY-P 0RJ--P R PT PT RN RN0KJ--P PT R 0KRJ--P 0U0VZY-P UVZY-P ROM P-ONN0-R-PU R 0RJ--P T RN RNKJ--P RN RN0KJ--P,,,,, PLT_RT# HRV#_ Q H0PT-P Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. T/PT H / O ize ocument Number Rev arda- ate: Wednesday, pril, 00 heet of

22 U_N# V_ Place near T V_T_0 V_U_ V_U_ V_0 U_PN U_PP V_T_0 0 UVZY-P M. ONN U_O# U_O# LUTOOTH MOUL ONNTOR T nd source: 0.F ON--P T U N O# IN OUT N/N# OUT N/N# O# PUF-P.00. R 00KRJ--P U0 OUT IN N N# ON/OFF# T0IV-T-P.00.F M MH LUTOOTH_N V_M_ Z_TOUT_M Z_YN_M Z_TIN R Z_TIN_M 0 Z_RT#_M RJ-L-P Z_ITLK_M MH MP-ONN-P 0.F0.0 R P0VJN-P nd source: 0.F KRJ--P RN RN0J--P U0VKX-P U0VKX-P U0VKX-P P0VJN-P V_ P-LO-PWR 0 UVZY-P T T0UVM-LP 0..L0 KMT U_PN0 U_PP0 U_PN U_PP U_PN U_PP V_U_ V_U_ 0 mil KPVKX-P - MI Modify 00 mil U0VKX-P U0VKX-P L FILTR--P.00.0 L L R 0RJ--P FILTR--P.00.0 KPVKX-P R 0RJ--P R 0RJ--P R0 0RJ--P FILTR--P.00.0 T T00UVM VX R 0RJ--P R 0RJ--P U PORT V_U_ U_- U_+ V_U_ U_- U_+ V_U_ U_- U_+ U U KT-U-0-P-U.0.J KT-U-0-P-U.0.J U KT-U-0-P-U.0.J Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. U and M I/F ize ocument Number Rev arda- - ate: Wednesday, pril, 00 heet of

23 P0VJN-P X XTL-MHZ-P LN_X 0U0VKX-P 0U0VKX-P P0VJN-P LN_K - Modify LV LN_I LN_O R0 V_LN_ V_LN_ LN KRF--P V_LN_ PI_0 PI_ MI0+ PI_ V_LN_ MI0+ MI0- MI0+ PI 0 MI0- LVL MI0- VPT 0 VL N 00 LV MI+ V V MI+ PI_ TRL HPPT-P MI- MI+ PI MI- PI_ Q LVL MI- PI PI_ TRL VL PI PI_ TRL PI LV V V 0 PI_ VH PI PI_/#0 V_0 LV H+ 0 H- VPT PI_ V IL: PI 0 PI_ MI+ PI INT-->:INT_PIRQ# LVL MI- MN PI_0 VL PI0 K R NT:PI_NT# PI_ V PI KRJ--P PI_ MI+ RQ:PI_RQ# PI HH-0PT-P LVL MI- V 0 PI_ VL PI PI_ VPT PI IOLT# N VPT R0 KRF-P LV IOLT# N 0 PI_ V PI INT_PIRQ# LV INT# V PI_/# V_LN_ V,,, PIRT# PI_PR PIRT# PR PI_PR,,, PI_RR# V_LN_, _LK_LN PI_RR#,,, PI_NT# PI_NT# PILK RR# PI_RQ# PI_RQ# NT# N 0 RQ# N IH_PM# LV PM# N PI_ V V PI_PRR# PI_PRR#,,, PI_0 PI PRR# 0 R PI_TOP# PI0 TOP# PI_TOP#,,, 0R00-P PI_VL# LVL PI_VL#,,, PI_ N VL# PI_TR# PI_TR#,,, PI_ PI TR# PI VPT PM_LKRUN# VPT LKRUN# PM_LKRUN#,,,,, PI_ LV PI_ PI_IR# PI_IR#,,, PI_FRM# V_LN_ PI_FRM#,,, PI_ PI_/# Wistron orporation PI_ PI_ F,, ec., Hsin Tai Wu Rd., Hsichih, PI_/# PI_ Taipei Hsien, Taiwan, R.O.. LV PI_ R0 LN_IL PI_ LN_IL PI_ V_LN_ PI_ PI_ V_ V_LN_ LV 00L 00RF-L-P-U PI_ PI_0 P-LO-PWR ize ocument Number Rev U LN_X LN_X RT RN RNF-P V RT RTL00L-LF-P <HN> V TRL MI0X MI+ MI0+ MI0- MI- RN RNF-P V V XTL XTL MIX LO TO LN HIP VH 0 VPT N L0 V L L L N PI PI V PI PI V IL PI N PI PI VPT N PI0 V PI V PI PI PI FRM# N IR# V K V 0 I 0 O 0 V 0 0 LNWK 0 T_L# LV RTL_L# 0 0 PI0 PI T_L# RTL_L# ILN: RTL0L 0/00 LN:RTL00,,, PI_/#[..0],,,, PI_[..0] V_LN_ V_LN_ PROM L OPTION U '0' (FIN IN P) => L0 : T => L : LINK (OTH 0/00 N I HIP) 0U0VZY-P UVZY-P - Modify R0 0KRJ--P R0 KR-P UVZY-P UVZY-P LN_X UVZY-P LN LN_K LN_I LN_O UVZY-P U K I O UVZY-P V OR N T-0U-P V_LN_ arda- - ate: Wednesday, pril, 00 heet of UVZY-P UVZY-P

24 LN onnector RJ_ RJ_ MT ONN_PWR_ :mber MT RTL_L# RTL_L# :RN RN RNJ--P T_L# LN_TRMINL KPKVKX-LP ONN_PWR_ RJ_ RJ_ RJ_ RJ_ RJ_ RJ_ NP RJ_ RJ_ RJ_ RJ_ RJ_ RJ_ RJ_ RJ_ RJ_ RJ_ NP 0 RJ RJ-0-P-U L OLOR :YLLOW.0.J0 LN Link: reen(), behavior is the same for 0/00/000 bits LN ata: Yellow(), when LN is transfering data. For Modem able from M TRIN TIP L HF0VF-0-P.00.0 RIN L HF0VF-0-P.00.0 V_.route on bottom as differential pairs..tx+/tx- are pairs. Rx+/Rx- are pairs..no vias, No 0 degree bends..pairs must be equal lengths..mil trace width,mil separation..mil between pairs and any other trace..must not cross ground moat,except RJ- moat. RJ signal must leave the other signal or power plane 00mil. O_TIP,O_RIN,TIP,RIN: W/ : urface layers Inner layers U0VKX-P - R 0RJ--P MI0+ MI0- MI0+ MI0- XRF_T XRF_R 0 U0VKX-P MI+ MI- MT MT XF TX+ TX- R+ R- RX+ RX- T+ T- T T 0 T T - Modify XFORM-0-P.00.0 RJ_ RJ_ RJ_ RJ_ MI+ MI- V_ -ON-P-U 0.F0.00 nd source: RTL_L# T_L# ONN_PWR_ R 0RJ--P ONN_PWR_ R 0RJ--P - MI Modify 0/00 LN Transformer RJ PIN R R00P0V--P.0.0L T+ --> TX+ RJ- T- --> TX- RJ- R+ --> RX+ RJ- R- --> RX- RJ- ate: Wednesday, pril, 00 heet of LN onnector Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. ize ocument Number Rev arda- -

25 V_0 V_0 _[0..] _[0..] R 0 KRJ--P V_0 KP0VKX-P UVZY-P UVZY-P PMI RN PMI _MFUN 0_RT# _MFUN INT_RIRQ Modify _MFUN V_0 0 V_0 U0VKX-P RN0KJ--P 0 KP0VKX-P PMI,,,, PI_[..0] Modify PI R# PI_0 R#/# _R# _ PI_ 0 / _RT PI_ / _O# PI_ /FRM# _# PI_ /TR# 0 _# PI_ /VL# 0 _ 0 _0 PI_ 0/TOP# 0 _0 _ PI_ /LOK# 0 PI_ /RFU 00 PI_ / LKXX PI_0 /LK# 0 R0 RJ--P PI_ 0 /IR# 0 _ PMI _ PI_ /PRR# 0 PI_ /PR 0 PI_ /# _ PI_ / _0 _0 PI_ PMI 0/ _ PI_ / _ 0 _ PI_ /# PI_ / PI_0 /0 PI_ 0 / 0 PI_ / _ PI_ / PI_ / PI_ / _0 PI_ 0/ _0 _ IL: _ PI_ / PI_ /RFU INT-->:INT_PIRQ,H# PI_ / PI_0 / 0 NT:PI_NT#0 _ 0 / 0,,, PI_/#[..0] _0 PI_/# RQ:PI_RQ#0 0/ PI_/# _# /0 PI_/# _# / 0 PI_/#0 _# / 0# /,,, PI_FRM# FRM# / _ V_KT_0,,, PI_IR# IR# / _,,, PI_TR# TR# /0 _,,, PI_TOP# _ PI_ R_IL TOP# /RFU _ IL / _ R 00RF-L-P-U _0,,, PI_VL# VL# 0/ _0 R _O#,,, PI_PRR# PRR# O#/ 0KRJ--P PMI _O#,,, PI_RR# RR# W#/NT# 0 _W# PMI _IOR#,,, PI_PR PR IOR#/ _IOR#, _LK_PM _IOWR# PI_LK IOW#/ _IOWR#,,, PIRT# 0 RT# WP/IOI/LKRUN# _WP R RI_OUT#/PM# INPK#/RQ# _INPK# 0RJ--P TP PI_NT#0 NT# R_IRQ#/INT# _R PI_RQ#0 RQ# WIT#/RR# _WIT# /# _# /# _# _# /0 _# _# #/0# _# 0 RT/RT# _RT P0VJN-P V/PKR/L/UIO _V# PMI V/TH/RI/TH _V# V/V _V# V/V _V# 0P0VJN-P 0QF0 LK_PM 0 UVZY-P PMI PMI UVZY-P PI_V PI_V 0 PI_V PI_V N N N N N N N N 0 U_UPN RT# V#/MLK/LK V0#/MT/T VPP VPP0/LTH UPN OMF OMF OMF OMF OMF OMF OMF0 PKR_OUT# 0 0 OR_V OR_V OR_V OR_V 0 OR_V OR_V UX_V OKT_V 0 OKT_V Reduce start up noise _PKR 0 V# V0# INT_PIRQ# VPP 0RJ--P R _MFUN R0 VPP0 V_0 R KRJ--P PMI 0RJ--P INT_RIRQ,,,, R _MFUN PMI 0KRJ--P _MFUN PMI Modify U PMI PM_LKRUN#,,,,, KP0VKX-P PMI V_KT_0 UVZY-P PMI RN RNKJ--P V_0 PMI PMI Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. ardus_n 0 ize ocument Number Rev arda- ate: Wednesday, pril, 00 heet of

26 PMI ocket _[0..] _[0..] V_0 PMI _IOR# N UVZY-P UVZY-P KRJ--P _IOWR# NP R _O# PMI _W# U PMI PMI _R# # _R _# UVZY-P UVZY-P _HN# WP.V HN# _RT PMI _.V WIT# V V V_KT_0 INPK# V V _ TP TP V V # _ V0# V0# VPP 0 VPP_KT_0 _# _ V# V# 0 _# _V# O# V# VPP0 VPP0 VPP _0 VPP N V_KT_0 _# _V# _O# _V# TPIR-P Modify _V# _ 0 _IOR# IOWR# 0 _ PMI PMI PMI W# _0 _R _ 0 KT VPP_KT_0 _ 0 0 R-KT-U UVZY-P _.H00.00 PMI _ PMI PMI PMI Modify _V# _RT WIT# INPK# 0 R# Place close to pin. V# _0 UMMY- _V# _0 0 _0 _WP lock termination _# _# NP U0VZY-P KP0VKX-P MHz clock for -bit ardbus card I/F ardbus I/F Power switch V_0 V_0 U0VKX-P UVZY-P UVKX-P RUP--P.00.0 PMI 0UVKX-P PMI Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. PMI ize ocument Number Rev arda- ate: Wednesday, pril, 00 heet of

Spears Intel UMA Block Diagram

Spears Intel UMA Block Diagram pears Intel UM lock iagram 00/0/ PU / IL LK N ILPR Intel PU Merom M F:MHz/00MHz,, Project code :.W00.00 P P/N : 0 Revision : - INPUT OUTPUT TOUT _OR YTM / TP R RT RT INPUT OUTPUT Host U /MHz LV L TOUT

Διαβάστε περισσότερα

First International Computer,Inc Portable Computer Group HW Department

First International Computer,Inc Portable Computer Group HW Department irst International omputer,inc Portable omputer roup W epartment oard name : Mother oard chematic Project : LM. chematic Page escription :. PI & IRQ & M escription : Version : 0. Initial ate : MR, 00.

Διαβάστε περισσότερα

Intel CPU. Penryn SV 3,4,5. FSB 800/1066MHz. Cantiga-PM. nvidia INTEGRATED GRAHPICS LVDS, CRT I/F. PCIE x 16 6,7,8,9,10,11 C-LINK INTEL ICH9-M

Intel CPU. Penryn SV 3,4,5. FSB 800/1066MHz. Cantiga-PM. nvidia INTEGRATED GRAHPICS LVDS, CRT I/F. PCIE x 16 6,7,8,9,10,11 C-LINK INTEL ICH9-M /MM M/M Pro/x RJ ONN RJ ONN LIN OUT MI IN INTRNL MI VIT lock iagram lock enerator ILPR RII /00 lot 0 RII /00 Realtek RT lot Realtek RTL0-R 0/00 MOM MOM X0-Z H UIO O X0-Z RII /00 hannel R II /00 hannel

Διαβάστε περισσότερα

2 HBU Intel UMA Block Diagram. Intel CPU. Penryn SV 3,4,5. FSB 800/1066MHz RGB CRT. Cantiga-GM/GL AGTL+ CPU I/F

2 HBU Intel UMA Block Diagram. Intel CPU. Penryn SV 3,4,5. FSB 800/1066MHz RGB CRT. Cantiga-GM/GL AGTL+ CPU I/F /MM M/M Pro/x RJ ONN RJ ONN LIN OUT MI IN INTRNL MI HU- Intel UM lock iagram lock enerator ILPR RII /00 lot 0 RII /00 Realtek RT lot Realtek RTL0T 0/00 MOM MOM X0-Z H UIO O X0-Z RII /00 hannel R II /00

Διαβάστε περισσότερα

Thermal Sensor LM26 5. Keyboard Light 12.1'' XGA LCD 19 LVDS CRT SELECTION RGB CRT USB 2.0 CH3 RICOH R5C847 IEEE1394 CONN. Cardbus + SD Card +

Thermal Sensor LM26 5. Keyboard Light 12.1'' XGA LCD 19 LVDS CRT SELECTION RGB CRT USB 2.0 CH3 RICOH R5C847 IEEE1394 CONN. Cardbus + SD Card + March ' Thermal ensor MX0 LM I us / M us us witch I HP OUT MI ONN for ali Int. MI for K- MI IN Mus UNUFFR R OIMM Normal ocket 00-PIN R OIMM UNUFFR R OIMM Reverse ocket T H OP MP MX99 9 H UIO O 9JP,, M

Διαβάστε περισσότερα

COMPONENTS LIST BASE COMPONENTS

COMPONENTS LIST BASE COMPONENTS ITLIN TEHNOLOGY grifo PPENIX : R SSEMLY The GP F can be ordered in two different mode: completely mounted, tested and ready to use or in assembly kit. In this final condition the user can directly use

Διαβάστε περισσότερα

DC-DC Constant Current Step-Down LED driver LDD-300L LDD-350L LDD-500L LDD-600L LDD-700L CURRENT RANGE

DC-DC Constant Current Step-Down LED driver LDD-300L LDD-350L LDD-500L LDD-600L LDD-700L CURRENT RANGE SPECIFICATION ORDER NO. LDD-00L LDD-0L LDD-00L LDD-00L LDD-700L CURRENT RANGE 00mA 0mA 00mA VOLTAGE RANGE Note. ~ VDC for LDD-00~700L/LW ; ~ 8VDC for LDD-00~700LS CURRENT ACCURACY (Typ.) ±% at VDC input

Διαβάστε περισσότερα

Surface Mount Multilayer Chip Capacitors for Commodity Solutions

Surface Mount Multilayer Chip Capacitors for Commodity Solutions Surface Mount Multilayer Chip Capacitors for Commodity Solutions Below tables are test procedures and requirements unless specified in detail datasheet. 1) Visual and mechanical 2) Capacitance 3) Q/DF

Διαβάστε περισσότερα

Modbus basic setup notes for IO-Link AL1xxx Master Block

Modbus basic setup notes for IO-Link AL1xxx Master Block n Modbus has four tables/registers where data is stored along with their associated addresses. We will be using the holding registers from address 40001 to 49999 that are R/W 16 bit/word. Two tables that

Διαβάστε περισσότερα

DC-DC Constant Current Step-Down LED driver LDD-300L LDD-350L LDD-500L LDD-600L LDD-700L CURRENT RANGE

DC-DC Constant Current Step-Down LED driver LDD-300L LDD-350L LDD-500L LDD-600L LDD-700L CURRENT RANGE SPECIFICATION ORDER NO. LDD-00L LDD-0L LDD-00L LDD-00L LDD-700L CURRENT RANGE 00mA 0mA 00mA 00mA VOLTAGE RANGE Note. ~ VDC for LDD-00~700L/LW ; ~ 8VDC for LDD-00~700LS CURRENT ACCURACY (Typ.) ±% at VDC

Διαβάστε περισσότερα

ΚΥΠΡΙΑΚΗ ΕΤΑΙΡΕΙΑ ΠΛΗΡΟΦΟΡΙΚΗΣ CYPRUS COMPUTER SOCIETY ΠΑΓΚΥΠΡΙΟΣ ΜΑΘΗΤΙΚΟΣ ΔΙΑΓΩΝΙΣΜΟΣ ΠΛΗΡΟΦΟΡΙΚΗΣ 19/5/2007

ΚΥΠΡΙΑΚΗ ΕΤΑΙΡΕΙΑ ΠΛΗΡΟΦΟΡΙΚΗΣ CYPRUS COMPUTER SOCIETY ΠΑΓΚΥΠΡΙΟΣ ΜΑΘΗΤΙΚΟΣ ΔΙΑΓΩΝΙΣΜΟΣ ΠΛΗΡΟΦΟΡΙΚΗΣ 19/5/2007 Οδηγίες: Να απαντηθούν όλες οι ερωτήσεις. Αν κάπου κάνετε κάποιες υποθέσεις να αναφερθούν στη σχετική ερώτηση. Όλα τα αρχεία που αναφέρονται στα προβλήματα βρίσκονται στον ίδιο φάκελο με το εκτελέσιμο

Διαβάστε περισσότερα

TUCANA Block Diagram SFF PCH KBC. Intel CPU INTEL LPC SYSTEM DC/DC RT8223 PROJECT CODE : 91.4KK PCB P/N : 48.4KK01.0SB REVISION : S0201-SB LCD

TUCANA Block Diagram SFF PCH KBC. Intel CPU INTEL LPC SYSTEM DC/DC RT8223 PROJECT CODE : 91.4KK PCB P/N : 48.4KK01.0SB REVISION : S0201-SB LCD TUN lock iagram lock enerator I9LV9KLFT Thermal ensor MT TOP V N OTTOM Int MI Line Out MI In PKR.W RIII 00 RIII 00 P TKUP H odec Realtek L9 Flash ROM M 9 L L L L L L 0 lot 0 lot ~ RIII hannel RIII hannel

Διαβάστε περισσότερα

NEC Silicon RFIC Amplifiers Low Power, Wideband & SiGe/SiGeC

NEC Silicon RFIC Amplifiers Low Power, Wideband & SiGe/SiGeC NEC Silicon RFIC Amplifiers Low Power, Wideband & SiGe/SiGeC Low Power Amplifiers ELECTRICAL CHARACTERISTICS (TA = 25 C) Range VCC ICC NF Gain RLIN RLOUT PdB ISOL @ 3dB (V) (ma) (dbm) Part down Package

Διαβάστε περισσότερα

Electrical Specifications at T AMB =25 C DC VOLTS (V) MAXIMUM POWER (dbm) DYNAMIC RANGE IP3 (dbm) (db) Output (1 db Comp.) at 2 f U. Typ.

Electrical Specifications at T AMB =25 C DC VOLTS (V) MAXIMUM POWER (dbm) DYNAMIC RANGE IP3 (dbm) (db) Output (1 db Comp.) at 2 f U. Typ. Surface Mount Monolithic Amplifiers High Directivity, 50Ω, 0.5 to 5.9 GHz Features 3V & 5V operation micro-miniature size.1"x.1" no external biasing circuit required internal DC blocking at RF input &

Διαβάστε περισσότερα

RSDW08 & RDDW08 series

RSDW08 & RDDW08 series /,, MODEL SELECTION TABLE INPUT ORDER NO. INPUT VOLTAGE (RANGE) NO LOAD INPUT CURRENT FULL LOAD VOLTAGE CURRENT EFFICIENCY (Typ.) CAPACITOR LOAD (MAX.) RSDW08F-03 344mA 3.3V 2000mA 80% 2000μF RSDW08F-05

Διαβάστε περισσότερα

Applications. 100GΩ or 1000MΩ μf whichever is less. Rated Voltage Rated Voltage Rated Voltage

Applications. 100GΩ or 1000MΩ μf whichever is less. Rated Voltage Rated Voltage Rated Voltage Features Rated Voltage: 100 VAC, 4000VDC Chip Size:,,,,, 2220, 2225 Electrical Dielectric Code EIA IEC COG 1BCG Applications Modems LAN / WAN Interface Industrial Controls Power Supply Back-Lighting Inverter

Διαβάστε περισσότερα

SMD Wire Wound Ferrite Chip Inductors - LS Series. LS Series. Product Identification. Shape and Dimensions / Recommended Pattern LS0402/0603/0805/1008

SMD Wire Wound Ferrite Chip Inductors - LS Series. LS Series. Product Identification. Shape and Dimensions / Recommended Pattern LS0402/0603/0805/1008 SMD Wire Wound Ferrite Chip Inductors - LS Series LS Series LS Series is the newest in open type ferrite wire wound chip inductors. The wire wound ferrite construction supports higher SRF, lower DCR and

Διαβάστε περισσότερα

Precision Metal Film Fixed Resistor Axial Leaded

Precision Metal Film Fixed Resistor Axial Leaded Features EIA standard colour-coding Non-Flame type available Low noise and voltage coefficient Low temperature coefficient range Wide precision range in small package Too low or too high ohmic value can

Διαβάστε περισσότερα

SMD Transient Voltage Suppressors

SMD Transient Voltage Suppressors SMD Transient Suppressors Feature Full range from 0 to 22 series. form 4 to 60V RMS ; 5.5 to 85Vdc High surge current ability Bidirectional clamping, high energy Fast response time

Διαβάστε περισσότερα

DISPLAY SUPPLY: FILTER STANDBY

DISPLAY SUPPLY: FILTER STANDBY ircuit iagrams and PW Layouts. ircuit iagrams and PW Layouts J.0 P. 0 isplay Supply P: ilter Standby MNS NPUT -Vac 00 P-V- V_OT 0 0 0 0 0 0 0 0 SPLY SUPPLY: LT STNY 0 M0 V 0 T,/0V MSU -VOLTS NOML... STNY

Διαβάστε περισσότερα

Visual Systems Division Technical Bulletin MultiSync MT820/MT1020 Installation Data Desk Top and Ceiling Mount

Visual Systems Division Technical Bulletin MultiSync MT820/MT1020 Installation Data Desk Top and Ceiling Mount Visual Systems ivision ontents Notes and Formulas Page 1 Projection istances and Screen Sizes eiling Mount (Lens Wide) Page 2 eiling Mount (Lens Telephoto) Page 3 esktop Setup (Lens Wide) Page 4 esktop

Διαβάστε περισσότερα

Monolithic Crystal Filters (M.C.F.)

Monolithic Crystal Filters (M.C.F.) Monolithic Crystal Filters (M.C.F.) MCF (MONOLITHIC CRYSTAL FILTER) features high quality quartz resonators such as sharp cutoff characteristics, low loss, good inter-modulation and high stability over

Διαβάστε περισσότερα

BM1385. Bitcoin Hash ASIC Datasheet. Bitmain Technologies Limited

BM1385. Bitcoin Hash ASIC Datasheet. Bitmain Technologies Limited BM1385 Bitcoin Hash ASIC Datasheet Bitmain Technologies Limited Page 1 of 14 Contents Contents... 1 Revision History... 2 1 Overview... 3 1.1 Features... 3 1.2 Applications... 3 2 Pin Description... 4

Διαβάστε περισσότερα

Q π (/) ^ ^ ^ Η φ. <f) c>o. ^ ο. ö ê ω Q. Ο. o 'c. _o _) o U 03. ,,, ω ^ ^ -g'^ ο 0) f ο. Ε. ιη ο Φ. ο 0) κ. ο 03.,Ο. g 2< οο"" ο φ.

Q π (/) ^ ^ ^ Η φ. <f) c>o. ^ ο. ö ê ω Q. Ο. o 'c. _o _) o U 03. ,,, ω ^ ^ -g'^ ο 0) f ο. Ε. ιη ο Φ. ο 0) κ. ο 03.,Ο. g 2< οο ο φ. II 4»» «i p û»7'' s V -Ζ G -7 y 1 X s? ' (/) Ζ L. - =! i- Ζ ) Η f) " i L. Û - 1 1 Ι û ( - " - ' t - ' t/î " ι-8. Ι -. : wî ' j 1 Τ J en " il-' - - ö ê., t= ' -; '9 ',,, ) Τ '.,/,. - ϊζ L - (- - s.1 ai

Διαβάστε περισσότερα

SPBW06 & DPBW06 series

SPBW06 & DPBW06 series /,, MODEL SELECTION TABLE INPUT ORDER NO. INPUT VOLTAGE (RANGE) NO LOAD INPUT CURRENT FULL LOAD VOLTAGE CURRENT EFFICIENCY (TYP.) CAPACITOR LOAD (MAX.) SPBW06F-03 310mA 3.3V 0 ~ 1500mA 81% 4700μF SPBW06F-05

Διαβάστε περισσότερα

Technical Specifications

Technical Specifications FLX-8X8A Chassis Technical Specifications Modular Input Cards... FLX-BI4, FLX-DI4, FLX-HI4, FLX-RI4 Analog Audio... Balanced or Unbalanced Stereo Audio (20 Hz to 20 khz) Supported Outputs Modular Output

Διαβάστε περισσότερα

POWER OVER ETHERNET (PoE) MAGNETICS

POWER OVER ETHERNET (PoE) MAGNETICS RoHS-5 peak reflow temperature rating 35 C RoHS-6 peak reflow temperature rating 45 C IEEE 80.3af/ANSI X3.63 compliant performance Designed for IP phone or switch applications Electrical Specifications

Διαβάστε περισσότερα

RF series Ultra High Q & Low ESR capacitor series

RF series Ultra High Q & Low ESR capacitor series RF series Ultra High Q & Low ESR capacitor series FAITHFUL LINK Features Application» High Q and low ESR performance at high frequency» Telecommunication products & equipments:» Ultra low capacitance to

Διαβάστε περισσότερα

MIL-DTL Micro-D Connector R04J Series Straight to PCB Type

MIL-DTL Micro-D Connector R04J Series Straight to PCB Type MIL-TL-353 Micro- onnector R4J Series Straight to P Type Specication MIL-TL-353 Micro- onnector nvironment temperature: ~ Vibration: Hz~Hz, 6m/s Random vibration: Power spectrum density.4g Hz root mean

Διαβάστε περισσότερα

Multilayer Ceramic Chip Capacitors

Multilayer Ceramic Chip Capacitors FEATURES X7R, X6S, X5R AND Y5V DIELECTRICS HIGH CAPACITANCE DENSITY ULTRA LOW ESR & ESL EXCELLENT MECHANICAL STRENGTH NICKEL BARRIER TERMINATIONS RoHS COMPLIANT SAC SOLDER COMPATIBLE* PART NUMBER SYSTEM

Διαβάστε περισσότερα

Data sheet Thick Film Chip Resistor 5% - RS Series 0201/0402/0603/0805/1206

Data sheet Thick Film Chip Resistor 5% - RS Series 0201/0402/0603/0805/1206 Data sheet Thick Film Chip Resistor 5% - RS Series 0201/0402/0603/0805/1206 Scope -This specification applies to all sizes of rectangular-type fixed chip resistors with Ruthenium-base as material. Features

Διαβάστε περισσότερα

First Sensor Quad APD Data Sheet Part Description QA TO Order #

First Sensor Quad APD Data Sheet Part Description QA TO Order # Responsivity (/W) First Sensor Quad PD Data Sheet Features Description pplication Pulsed 16 nm laser detection RoHS 211/65/EU Light source positioning Laser alignment ø mm total active area Segmented in

Διαβάστε περισσότερα

Multilayer Ceramic Chip Capacitors

Multilayer Ceramic Chip Capacitors FEATURES X7R, X6S, X5R AND Y5V DIELECTRICS HIGH CAPACITANCE DENSITY ULTRA LOW ESR & ESL EXCELLENT MECHANICAL STRENGTH NICKEL BARRIER TERMINATIONS RoHS COMPLIANT SAC SOLDER COMPATIBLE* Temperature Coefficient

Διαβάστε περισσότερα

Smaller. 6.3 to 100 After 1 minute's application of rated voltage at 20 C, leakage current is. not more than 0.03CV or 4 (µa), whichever is greater.

Smaller. 6.3 to 100 After 1 minute's application of rated voltage at 20 C, leakage current is. not more than 0.03CV or 4 (µa), whichever is greater. Low Impedance, For Switching Power Supplies Low impedance and high reliability withstanding 5000 hours load life at +05 C (3000 / 2000 hours for smaller case sizes as specified below). Capacitance ranges

Διαβάστε περισσότερα

Capacitors - Capacitance, Charge and Potential Difference

Capacitors - Capacitance, Charge and Potential Difference Capacitors - Capacitance, Charge and Potential Difference Capacitors store electric charge. This ability to store electric charge is known as capacitance. A simple capacitor consists of 2 parallel metal

Διαβάστε περισσότερα

ITU-R BT ITU-R BT ( ) ITU-T J.61 (

ITU-R BT ITU-R BT ( ) ITU-T J.61 ( ITU-R BT.439- ITU-R BT.439- (26-2). ( ( ( ITU-T J.6 ( ITU-T J.6 ( ( 2 2 2 3 ITU-R BT.439-2 4 3 4 K : 5. ITU-R BT.24 :. ITU-T J.6. : T u ( ) () (S + L = M) :A :B :C : D :E :F :G :H :J :K :L :M :S :Tsy :Tlb

Διαβάστε περισσότερα

Instruction Execution Times

Instruction Execution Times 1 C Execution Times InThisAppendix... Introduction DL330 Execution Times DL330P Execution Times DL340 Execution Times C-2 Execution Times Introduction Data Registers This appendix contains several tables

Διαβάστε περισσότερα

Summary of Specifications

Summary of Specifications Snap Mount Large High CV High Ripple 85 C Temperature The series capacitors are the standard 85 C, large capacitance, snap-in capacitors from United Chemi-Con. The load life for the series is 2,000 hours

Διαβάστε περισσότερα

RT-178 / ARC-27 All schematics

RT-178 / ARC-27 All schematics RT / ARC All schematics J I K P0 L A B M C P N D O E H G F P0 RT /ARC F L P0 A C D G J M P S B E K R H N SQ OFF GUARD REC MOD I k I B E i DRVR I g FINAL I g I ant SQ OFF MAIN REC SENS PHONE METER MIC SENS

Διαβάστε περισσότερα

+3V3 Supply. +3V0 Flash + VCCPGMy +2V5 FPGA VCC + FPGA I/O +1V1 FPGA Core. Overview. abaxor engineering GmbH

+3V3 Supply. +3V0 Flash + VCCPGMy +2V5 FPGA VCC + FPGA I/O +1V1 FPGA Core. Overview. abaxor engineering GmbH 6 7 8 Supply +V0 Flash + PGMy +V FPG + FPG I/O +V FPG ore Overview 6 7 8 6 7 8 I0NK_ IO H IO P IO L IO J VRFN0 N IO/IFFIO_TX_L9N/IFFOUT_L9N IO/IFFIO_RX_L0N/IFFOUT_L0N/QL J IO/IFFIO_TX_L9P/IFFOUT_L9P/QL

Διαβάστε περισσότερα

B37631 K K 0 60

B37631 K K 0 60 Multilayer Ceramic acitors High; X5R and X7R Chip Ordering code system B37631 K 7 5 K 6 Packaging 6 ^ cardboard tape, 18-mm reel 62 ^ blister tape, 18-mm reel Internal coding acitance tolerance K ^ ± %

Διαβάστε περισσότερα

LS01-15B09SS LS01-15B12SS LS01-15B15SS LS01-15B24SS LS03-15B03SR2S LS03-15B05SR2S LS03-15B09SR2S LS03-15B12SR2S LS03-15B15SR2S LS03-15B24SR2S

LS01-15B09SS LS01-15B12SS LS01-15B15SS LS01-15B24SS LS03-15B03SR2S LS03-15B05SR2S LS03-15B09SR2S LS03-15B12SR2S LS03-15B15SR2S LS03-15B24SR2S LS0 SS & LS0RS _ onverter. W SIP economic LS series.... W High performance & compact size series.... W ~0V wide input voltage LH series.... W 0 Low temperature & high reliability L0_LT series.... 00W LH

Διαβάστε περισσότερα

Electronic Analysis of CMOS Logic Gates

Electronic Analysis of CMOS Logic Gates Electronic Analysis of CMOS Logic Gates Dae Hyun Kim EECS Washington State University References John P. Uyemura, Introduction to VLSI Circuits and Systems, 2002. Chapter 7 Goal Understand how to perform

Διαβάστε περισσότερα

- - SA - - SA. Project Code & Schematics Subject: MS31/51 Main Board. Rev. Page Charger (MAX1909)

- - SA - - SA. Project Code & Schematics Subject: MS31/51 Main Board. Rev. Page Charger (MAX1909) Page 0 0 0 0 0 0 0 0 0 0 0 0 chematics Page Index ( / Revision / hange ate) of chematics Page chematics Page Index lock iagram Yonah(HOT U) / Yonah(HOT U) / Yonah(Power/nd) / LITO (HOT) / LITO (MI) / LIT

Διαβάστε περισσότερα

MOSFETs. MOSFETs. High Voltage MOSFET (THD Type) Max. Ratings R DS(ON) ( ) Q g (nc) Outline (Unit: mm) Type No.

MOSFETs. MOSFETs. High Voltage MOSFET (THD Type)   Max. Ratings R DS(ON) ( ) Q g (nc) Outline (Unit: mm) Type No. MOFETs High age MOFET (TH Type) Ratings R (ON) ( ) Q g (nc) BV I P (W) V I V KMB050N60P 60 50 1 0.018 0.022 10 25 32 10 KMB075N75P 75 75 190 0.013 0.017 10 37.5 85 10 KHB95NP 0 9.5 72 0.29 0.36 10 4.75

Διαβάστε περισσότερα

Project: 296 File: Title: CMC-E-600 ICD Doc No: Rev 2. Revision Date: 15 September 2010

Project: 296 File: Title: CMC-E-600 ICD Doc No: Rev 2. Revision Date: 15 September 2010 Project: 296 File: Title: CMC-E-600 ICD Doc No: 21029100-406 Rev 2. Revision Date: 15 September 2010 Contract No.: Revisions Table ECR/ECN LTR Description Date 0 Pre Contract draft 29 July 2010 1 Replace

Διαβάστε περισσότερα

Advanced Subsidiary Unit 1: Understanding and Written Response

Advanced Subsidiary Unit 1: Understanding and Written Response Write your name here Surname Other names Edexcel GE entre Number andidate Number Greek dvanced Subsidiary Unit 1: Understanding and Written Response Thursday 16 May 2013 Morning Time: 2 hours 45 minutes

Διαβάστε περισσότερα

65W PWM Output LED Driver. IDLV-65 series. File Name:IDLV-65-SPEC

65W PWM Output LED Driver. IDLV-65 series. File Name:IDLV-65-SPEC ~ A File Name:IDLV65SPEC 07050 SPECIFICATION MODEL OUTPUT OTHERS NOTE DC VOLTAGE RATED CURRENT RATED POWER DIMMING RANGE VOLTAGE TOLERANCE PWM FREQUENCY (Typ.) SETUP TIME Note. AUXILIARY DC OUTPUT Note.

Διαβάστε περισσότερα

ΚΥΠΡΙΑΚΟΣ ΣΥΝΔΕΣΜΟΣ ΠΛΗΡΟΦΟΡΙΚΗΣ CYPRUS COMPUTER SOCIETY 21 ος ΠΑΓΚΥΠΡΙΟΣ ΜΑΘΗΤΙΚΟΣ ΔΙΑΓΩΝΙΣΜΟΣ ΠΛΗΡΟΦΟΡΙΚΗΣ Δεύτερος Γύρος - 30 Μαρτίου 2011

ΚΥΠΡΙΑΚΟΣ ΣΥΝΔΕΣΜΟΣ ΠΛΗΡΟΦΟΡΙΚΗΣ CYPRUS COMPUTER SOCIETY 21 ος ΠΑΓΚΥΠΡΙΟΣ ΜΑΘΗΤΙΚΟΣ ΔΙΑΓΩΝΙΣΜΟΣ ΠΛΗΡΟΦΟΡΙΚΗΣ Δεύτερος Γύρος - 30 Μαρτίου 2011 Διάρκεια Διαγωνισμού: 3 ώρες Απαντήστε όλες τις ερωτήσεις Μέγιστο Βάρος (20 Μονάδες) Δίνεται ένα σύνολο από N σφαιρίδια τα οποία δεν έχουν όλα το ίδιο βάρος μεταξύ τους και ένα κουτί που αντέχει μέχρι

Διαβάστε περισσότερα

SOFT FERRITE CORE FOR EMI/EMC SUPPRESSION. AVERTEC Co., Ltd.

SOFT FERRITE CORE FOR EMI/EMC SUPPRESSION. AVERTEC Co., Ltd. - 0 - SOFT FERRITE ORE FOR EMI/EM SUPPRESSION RM423, Ilsan Techno Town, 38, Ilsan-ro, Ilsandong-gu, Goyang-si, Gyeonggi-do, 40-722, Korea Tel. (070)4632-5555~6 Fax. (070)4032-5555 http://www.avertec.kr

Διαβάστε περισσότερα

0.635mm Pitch Board to Board Docking Connector. Lead-Free Compliance

0.635mm Pitch Board to Board Docking Connector. Lead-Free Compliance .635mm Pitch Board to Board Docking Connector Lead-Free Compliance MINIDOCK SERIES MINIDOCK SERIES Features Specifications Application.635mm Pitch Connector protected by Diecasted Zinc Alloy Metal Shell

Διαβάστε περισσότερα

HOMEWORK 4 = G. In order to plot the stress versus the stretch we define a normalized stretch:

HOMEWORK 4 = G. In order to plot the stress versus the stretch we define a normalized stretch: HOMEWORK 4 Problem a For the fast loading case, we want to derive the relationship between P zz and λ z. We know that the nominal stress is expressed as: P zz = ψ λ z where λ z = λ λ z. Therefore, applying

Διαβάστε περισσότερα

ALUMINUM ELECTROLYTIC CAPACITORS LKG

ALUMINUM ELECTROLYTIC CAPACITORS LKG Lug / Snap-in Terminal Type, For Audio Equipment Disigned for high grade audio equipment, giving priority to high fidelity sound quality. The variation expansion of the. TYPE-: The low profile high tone

Διαβάστε περισσότερα

CSK series. Current Sensing Chip Resistor. Features. Applications. Construction FAITHFUL LINK

CSK series. Current Sensing Chip Resistor. Features. Applications. Construction FAITHFUL LINK CSK series Current Sensing Chip Resistor Features» 3 Watts power rating in 1 Watt size, 1225 Package» Low TCR of ±100 PPM/ C» Resistance values from 1m to 1 ohm» High purity alumina substrate for high

Διαβάστε περισσότερα

Weight [lb] = (Do-t)*π*L*t*40.84/ (60-1)*3.1416*100*1*40.84/144 = (20000*1*1)/(29+0.6*1) = Pipe and Shell ver 4.

Weight [lb] = (Do-t)*π*L*t*40.84/ (60-1)*3.1416*100*1*40.84/144 = (20000*1*1)/(29+0.6*1) = Pipe and Shell ver 4. 1 Pipe and Shell ver 4.08 Page 1 of 2 2 Host Shell Description 3 Options: 4 Interior ip? - Calculate interior pressure 5 No Exterior ep? - Calculate exterior pressure 6 Rolled Plate pr? - Pipe or rolled

Διαβάστε περισσότερα

INDEX HOESUNG COIL PARTS

INDEX HOESUNG COIL PARTS 1. Metal Molding High Current SMD Power Inductor PART NO DEMINSION(mm) Inductance Range Rated DC Current Page MMI 06518 SERIES 6.5 7.1 1.8 1.0uH ~ 4.7uH 9.8A ~ 5.0A 5 MMI 06524 SERIES 6.5 7.1 2.4 0.47uH

Διαβάστε περισσότερα

Phys460.nb Solution for the t-dependent Schrodinger s equation How did we find the solution? (not required)

Phys460.nb Solution for the t-dependent Schrodinger s equation How did we find the solution? (not required) Phys460.nb 81 ψ n (t) is still the (same) eigenstate of H But for tdependent H. The answer is NO. 5.5.5. Solution for the tdependent Schrodinger s equation If we assume that at time t 0, the electron starts

Διαβάστε περισσότερα

High Voltage Ceramic Capacitor (Radial Disc Type)

High Voltage Ceramic Capacitor (Radial Disc Type) High Voltage Ceramic Capacitor (Radial Disc Type) 1. Material Characteristics Series No TEMP. CHAR. Working Temperature ( ) Insulation Resistance ( MΩ) 1 UJ -25~+85 100000 2 SL -25~+85 100000 Disspation

Διαβάστε περισσότερα

Matrices and Determinants

Matrices and Determinants Matrices and Determinants SUBJECTIVE PROBLEMS: Q 1. For what value of k do the following system of equations possess a non-trivial (i.e., not all zero) solution over the set of rationals Q? x + ky + 3z

Διαβάστε περισσότερα

Econ 2110: Fall 2008 Suggested Solutions to Problem Set 8 questions or comments to Dan Fetter 1

Econ 2110: Fall 2008 Suggested Solutions to Problem Set 8  questions or comments to Dan Fetter 1 Eon : Fall 8 Suggested Solutions to Problem Set 8 Email questions or omments to Dan Fetter Problem. Let X be a salar with density f(x, θ) (θx + θ) [ x ] with θ. (a) Find the most powerful level α test

Διαβάστε περισσότερα

Approximation of distance between locations on earth given by latitude and longitude

Approximation of distance between locations on earth given by latitude and longitude Approximation of distance between locations on earth given by latitude and longitude Jan Behrens 2012-12-31 In this paper we shall provide a method to approximate distances between two points on earth

Διαβάστε περισσότερα

CHAPTER 25 SOLVING EQUATIONS BY ITERATIVE METHODS

CHAPTER 25 SOLVING EQUATIONS BY ITERATIVE METHODS CHAPTER 5 SOLVING EQUATIONS BY ITERATIVE METHODS EXERCISE 104 Page 8 1. Find the positive root of the equation x + 3x 5 = 0, correct to 3 significant figures, using the method of bisection. Let f(x) =

Διαβάστε περισσότερα

SMD AVR AVR-M AVRL. Variable resistor. 2 Zener diode (1/10) RoHS / / j9c11_avr.fm. RoHS EU Directive 2002/95/EC PBB PBDE

SMD AVR AVR-M AVRL. Variable resistor. 2 Zener diode (1/10) RoHS / / j9c11_avr.fm. RoHS EU Directive 2002/95/EC PBB PBDE (1/1) SMD RoHS AVR AVR-M AVRL Variable resistor 2Zener diode Current(A) Positive direction 1 1 1 2 1 3 1 4 1 5 Zener diode /Vz:6.8V Chip varistor /V1mA:12V 2 Zener Diodes A capacitance content 18 14 1

Διαβάστε περισσότερα

CSR series. Thick Film Chip Resistor Current Sensing Type FEATURE PART NUMBERING SYSTEM ELECTRICAL CHARACTERISTICS

CSR series. Thick Film Chip Resistor Current Sensing Type FEATURE PART NUMBERING SYSTEM ELECTRICAL CHARACTERISTICS FEATURE Operating Temperature: -55 ~ +155 C 3 Watts power rating in 1 Watt size, 1225 package High purity alumina substrate for high power dissipation Long side terminations with higher power rating PART

Διαβάστε περισσότερα

Section 9.2 Polar Equations and Graphs

Section 9.2 Polar Equations and Graphs 180 Section 9. Polar Equations and Graphs In this section, we will be graphing polar equations on a polar grid. In the first few examples, we will write the polar equation in rectangular form to help identify

Διαβάστε περισσότερα

Current Sense Metal Strip Resistors (CSMS Series)

Current Sense Metal Strip Resistors (CSMS Series) Features: Range: 1mΩ to 100mΩ Low TCR as low as 75PPM High power rating Custom Values available RoHS Compliant and Halogen Free Operating Temperature: -55 C to +170 C Part Number Structure CSMS 0805 -

Διαβάστε περισσότερα

ISM 868 MHz Ceramic Antenna Ground cleared under antenna, clearance area mm x 8.25 mm. Pulse Part Number: W3013

ISM 868 MHz Ceramic Antenna Ground cleared under antenna, clearance area mm x 8.25 mm. Pulse Part Number: W3013 W0 Datasheet version.. Ceramic Antenna. (0/08). Ceramic Antenna Ground cleared under antenna, clearance area 0.80 mm x 8.5 mm. Pulse Part Number: W0 Features - Omni directional radiation - Low profile

Διαβάστε περισσότερα

15W DIN Rail Type DC-DC Converter. DDR-15 s e r i e s. File Name:DDR-15-SPEC

15W DIN Rail Type DC-DC Converter. DDR-15 s e r i e s. File Name:DDR-15-SPEC DIN Rail Type DC-DC Converter ± : DIN Rail Type DC-DC Converter SPECIFICATION MODEL OUTPUT INPUT PROTECTION ENVIRONMENT SAFETY & EMC (Note 5) OTHERS NOTE DC VOLTAGE RATED CURRENT CURRENT RANGE RATED POWER

Διαβάστε περισσότερα

k k ΚΕΦΑΛΑΙΟ 1 G = (V, E) V E V V V G E G e = {v, u} E v u e v u G G V (G) E(G) n(g) = V (G) m(g) = E(G) G S V (G) S G N G (S) = {u V (G)\S v S : {v, u} E(G)} G v S v V (G) N G (v) = N G ({v}) x V (G)

Διαβάστε περισσότερα

the total number of electrons passing through the lamp.

the total number of electrons passing through the lamp. 1. A 12 V 36 W lamp is lit to normal brightness using a 12 V car battery of negligible internal resistance. The lamp is switched on for one hour (3600 s). For the time of 1 hour, calculate (i) the energy

Διαβάστε περισσότερα

A, B. Before installation of the foam parts (A,B,C,D) into the chambers we put silicone around. We insert the foam parts in depth shown on diagram.

A, B. Before installation of the foam parts (A,B,C,D) into the chambers we put silicone around. We insert the foam parts in depth shown on diagram. Corner Joints Machining, Frame edge sealing. Page ID: frame01 D D C A, B A C B C A 20 60 Before installation of the foam parts (A,B,C,D) into the chambers we put silicone around. We insert the foam parts

Διαβάστε περισσότερα

ST5224: Advanced Statistical Theory II

ST5224: Advanced Statistical Theory II ST5224: Advanced Statistical Theory II 2014/2015: Semester II Tutorial 7 1. Let X be a sample from a population P and consider testing hypotheses H 0 : P = P 0 versus H 1 : P = P 1, where P j is a known

Διαβάστε περισσότερα

Εργαστήριο Ανάπτυξης Εφαρμογών Βάσεων Δεδομένων. Εξάμηνο 7 ο

Εργαστήριο Ανάπτυξης Εφαρμογών Βάσεων Δεδομένων. Εξάμηνο 7 ο Εργαστήριο Ανάπτυξης Εφαρμογών Βάσεων Δεδομένων Εξάμηνο 7 ο Procedures and Functions Stored procedures and functions are named blocks of code that enable you to group and organize a series of SQL and PL/SQL

Διαβάστε περισσότερα

15W DIN Rail Type DC-DC Converter. DDR-15 series. File Name:DDR-15-SPEC

15W DIN Rail Type DC-DC Converter. DDR-15 series. File Name:DDR-15-SPEC DIN Rail Type DC-DC Converter ± : DIN Rail Type DC-DC Converter SPECIFICATION MODEL OUTPUT INPUT PROTECTION ENVIRONMENT SAFETY & EMC (Note 5) OTHERS DC VOLTAGE RATED CURRENT CURRENT RANGE RATED POWER RIPPLE

Διαβάστε περισσότερα

MSN DESK TOP ENCLOSURE WITH STAND / CARRYING HANDLE

MSN DESK TOP ENCLOSURE WITH STAND / CARRYING HANDLE MSN SERIES MSN DESK TOP ENCLOSURE WITH STAND / CARRYING HANDLE W H FEATURE Available in 176 sizes. Stand / carrying handle can be adjusted in 30 degree. Maximum load is kg. There are no ventilation hole

Διαβάστε περισσότερα

Dynamic types, Lambda calculus machines Section and Practice Problems Apr 21 22, 2016

Dynamic types, Lambda calculus machines Section and Practice Problems Apr 21 22, 2016 Harvard School of Engineering and Applied Sciences CS 152: Programming Languages Dynamic types, Lambda calculus machines Apr 21 22, 2016 1 Dynamic types and contracts (a) To make sure you understand the

Διαβάστε περισσότερα

THICK FILM LEAD FREE CHIP RESISTORS

THICK FILM LEAD FREE CHIP RESISTORS Features Suitable for lead free soldering. Compatible with flow and reflow soldering Applications Consumer Electronics Automotive industry Computer Measurement instrument Electronic watch and camera Configuration

Διαβάστε περισσότερα

NMBTC.COM /

NMBTC.COM / Common Common Vibration Test:... Conforms to JIS C 60068-2-6, Amplitude: 1.5mm, Frequency 10 to 55 Hz, 1 hour in each of the X, Y and Z directions. Shock Test:...Conforms to JIS C 60068-2-27, Acceleration

Διαβάστε περισσότερα

AKC Spectrum Analyzer User s Manual.

AKC Spectrum Analyzer User s Manual. AKC-1291 Spectrum Analyzer User s Manual u ano un ao Prohibiting to removal the cover e m Keep the power insert clean RF in/output rating oae o n DC Power nt Restore this instrument 1. Introduction 2.

Διαβάστε περισσότερα

Title of Schematics Page ICH8-M( GND) 5/5 SATA HDD/CD-ROM EC+KBC Flash ROM/XBUS

Title of Schematics Page ICH8-M( GND) 5/5 SATA HDD/CD-ROM EC+KBC Flash ROM/XBUS Page 0 0 0 0 0 0 0 0 0 0 0 0 of chematics Page chematics Page Index lock iagram Merom(HOT U) / Merom(HOT U) / Merom(Power/nd) / LOK N restline (HOT) / restline (MI) / restline (RPHI) / restline (RII) /

Διαβάστε περισσότερα

Homework 8 Model Solution Section

Homework 8 Model Solution Section MATH 004 Homework Solution Homework 8 Model Solution Section 14.5 14.6. 14.5. Use the Chain Rule to find dz where z cosx + 4y), x 5t 4, y 1 t. dz dx + dy y sinx + 4y)0t + 4) sinx + 4y) 1t ) 0t + 4t ) sinx

Διαβάστε περισσότερα

4 AMD RS780L+SB710 Block Diagram. AMD 45W /CPU AM3 -- Athlon II. HyperTransport LINK AMD RS780L. HyperTransport LINK CPU I/F INTEGRATED GRAPHICS

4 AMD RS780L+SB710 Block Diagram. AMD 45W /CPU AM3 -- Athlon II. HyperTransport LINK AMD RS780L. HyperTransport LINK CPU I/F INTEGRATED GRAPHICS HEET heet OVER PE heet POWER ELIVERY HRT heet lock MP heet REET & POWER MP heet PWR equence and PIRT# heet PIO table heet FN/crew Holes heet EXTERNL LOK ENERTOR heet 9 PU HT INTERFE heet 0 PU NTL/TRP heet

Διαβάστε περισσότερα

Συστήματα Διαχείρισης Βάσεων Δεδομένων

Συστήματα Διαχείρισης Βάσεων Δεδομένων ΕΛΛΗΝΙΚΗ ΔΗΜΟΚΡΑΤΙΑ ΠΑΝΕΠΙΣΤΗΜΙΟ ΚΡΗΤΗΣ Συστήματα Διαχείρισης Βάσεων Δεδομένων Φροντιστήριο 9: Transactions - part 1 Δημήτρης Πλεξουσάκης Τμήμα Επιστήμης Υπολογιστών Tutorial on Undo, Redo and Undo/Redo

Διαβάστε περισσότερα

Chilisin Electronics Singapore Pte Ltd

Chilisin Electronics Singapore Pte Ltd hilisin Electronics ingapore Pte Ltd High urrent hip Beads, PBY eries Feature: Our MD High urrent hips Beads is specially designed to with tand large urrents while providing a means of EMI/RFI attenuation

Διαβάστε περισσότερα

ΚΥΠΡΙΑΚΗ ΕΤΑΙΡΕΙΑ ΠΛΗΡΟΦΟΡΙΚΗΣ CYPRUS COMPUTER SOCIETY ΠΑΓΚΥΠΡΙΟΣ ΜΑΘΗΤΙΚΟΣ ΔΙΑΓΩΝΙΣΜΟΣ ΠΛΗΡΟΦΟΡΙΚΗΣ 6/5/2006

ΚΥΠΡΙΑΚΗ ΕΤΑΙΡΕΙΑ ΠΛΗΡΟΦΟΡΙΚΗΣ CYPRUS COMPUTER SOCIETY ΠΑΓΚΥΠΡΙΟΣ ΜΑΘΗΤΙΚΟΣ ΔΙΑΓΩΝΙΣΜΟΣ ΠΛΗΡΟΦΟΡΙΚΗΣ 6/5/2006 Οδηγίες: Να απαντηθούν όλες οι ερωτήσεις. Ολοι οι αριθμοί που αναφέρονται σε όλα τα ερωτήματα είναι μικρότεροι το 1000 εκτός αν ορίζεται διαφορετικά στη διατύπωση του προβλήματος. Διάρκεια: 3,5 ώρες Καλή

Διαβάστε περισσότερα

Main source: "Discrete-time systems and computer control" by Α. ΣΚΟΔΡΑΣ ΨΗΦΙΑΚΟΣ ΕΛΕΓΧΟΣ ΔΙΑΛΕΞΗ 4 ΔΙΑΦΑΝΕΙΑ 1

Main source: Discrete-time systems and computer control by Α. ΣΚΟΔΡΑΣ ΨΗΦΙΑΚΟΣ ΕΛΕΓΧΟΣ ΔΙΑΛΕΞΗ 4 ΔΙΑΦΑΝΕΙΑ 1 Main source: "Discrete-time systems and computer control" by Α. ΣΚΟΔΡΑΣ ΨΗΦΙΑΚΟΣ ΕΛΕΓΧΟΣ ΔΙΑΛΕΞΗ 4 ΔΙΑΦΑΝΕΙΑ 1 A Brief History of Sampling Research 1915 - Edmund Taylor Whittaker (1873-1956) devised a

Διαβάστε περισσότερα

The Simply Typed Lambda Calculus

The Simply Typed Lambda Calculus Type Inference Instead of writing type annotations, can we use an algorithm to infer what the type annotations should be? That depends on the type system. For simple type systems the answer is yes, and

Διαβάστε περισσότερα

CYTA Cloud Server Set Up Instructions

CYTA Cloud Server Set Up Instructions CYTA Cloud Server Set Up Instructions ΕΛΛΗΝΙΚΑ ENGLISH Initial Set-up Cloud Server To proceed with the initial setup of your Cloud Server first login to the Cyta CloudMarketPlace on https://cloudmarketplace.cyta.com.cy

Διαβάστε περισσότερα

Calculating the propagation delay of coaxial cable

Calculating the propagation delay of coaxial cable Your source for quality GNSS Networking Solutions and Design Services! Page 1 of 5 Calculating the propagation delay of coaxial cable The delay of a cable or velocity factor is determined by the dielectric

Διαβάστε περισσότερα

Second Order RLC Filters

Second Order RLC Filters ECEN 60 Circuits/Electronics Spring 007-0-07 P. Mathys Second Order RLC Filters RLC Lowpass Filter A passive RLC lowpass filter (LPF) circuit is shown in the following schematic. R L C v O (t) Using phasor

Διαβάστε περισσότερα

Schematics Page Index (Title / Revision / Change Date)

Schematics Page Index (Title / Revision / Change Date) Page 0 0 0 0 0 0 0 0 0 0 0 0 0 of chematics Page chematics Page Index lock iagram LOK N (K0) MROM(HOT U) / MROM(HOT U) / MROM(Power/nd) / restline (HOT) / restline (MI) / restline (RPHI) / restline (RII)

Διαβάστε περισσότερα

ISM 900 MHz Ceramic Antenna Ground cleared under antenna, clearance area mm x 8.25 mm. Pulse Part Number: W3012

ISM 900 MHz Ceramic Antenna Ground cleared under antenna, clearance area mm x 8.25 mm. Pulse Part Number: W3012 W0 Datasheet version.. Ceramic Antenna. (0/08). Ceramic Antenna Ground cleared under antenna, clearance area 0.80 mm x 8.5 mm. Pulse Part Number: W0 Features - Omni directional radiation - Low profile

Διαβάστε περισσότερα

MS SERIES MS DESK TOP ENCLOSURE APPLICATION EXAMPLE FEATURE. Measuring instruments. Power supply equipments

MS SERIES MS DESK TOP ENCLOSURE APPLICATION EXAMPLE FEATURE. Measuring instruments. Power supply equipments MS SERIES MS DESK TOP ENCLOSURE FEATURE Available in 176 sizes. Screws are not appeared on the surface. Usable as rack mount case with optinal mounting bracket. There are no ventilation hole for cover

Διαβάστε περισσότερα

!!! )!)(!,!! )!! )! (!!)!

!!! )!)(!,!! )!! )! (!!)! ! # %&!!!!! # %& (!!! # %&! ( ) # %&!! )! )!!!!! (! )! +!!! )!)(!,!! )!! )! (!!)!!!!,!!!!! + (!!)! ).!!!)( / ) 0!!!!!!! + (!!!,! + ( ( 5 % 6! & ) & 7 8!+ 9 ## 78 ## # #5! 7! /, #:6 ;! 7 )! & 9 ) 5< 7 )

Διαβάστε περισσότερα

1000 VDC 1250 VDC 125 VAC 250 VAC J K 125 VAC, 250 VAC

1000 VDC 1250 VDC 125 VAC 250 VAC J K 125 VAC, 250 VAC Metallized Polyester Film Capacitor Type: ECQE(F) Non-inductive construction using metallized Polyester film with flame retardant epoxy resin coating Features Self-healing property Excellent electrical

Διαβάστε περισσότερα

Current Sensing Chip Resistor

Current Sensing Chip Resistor Features -3 atts power rating in 1 att size, 1225 package -Low CR of ±100 PPM/ C -Resistance values from 1m to 1 ohm -High purity alumina substrate for high power dissipation -Long side terminations with

Διαβάστε περισσότερα

ECE 308 SIGNALS AND SYSTEMS FALL 2017 Answers to selected problems on prior years examinations

ECE 308 SIGNALS AND SYSTEMS FALL 2017 Answers to selected problems on prior years examinations ECE 308 SIGNALS AND SYSTEMS FALL 07 Answers to selected problems on prior years examinations Answers to problems on Midterm Examination #, Spring 009. x(t) = r(t + ) r(t ) u(t ) r(t ) + r(t 3) + u(t +

Διαβάστε περισσότερα

First International Computer,Inc Protable Computer Group HW Department

First International Computer,Inc Protable Computer Group HW Department irst International omputer,inc Protable omputer roup W epartment oard name : Mother oard chematic. chematic Page escription : Project : P. PI & IRQ & M escription : Version : 0. Initial ate : January,

Διαβάστε περισσότερα

Vacuum Pad Standard Type

Vacuum Pad Standard Type Quickfitting Type Vacuum Pad Vacuum Pad tandard Type Features ntistatic rubber low resistance type is made up of carbonadded butadiene and its surface resistance become less than 00Ω. The surface resistance

Διαβάστε περισσότερα

Development and Verification of Multi-Level Sub- Meshing Techniques of PEEC to Model High- Speed Power and Ground Plane-Pairs of PFBS

Development and Verification of Multi-Level Sub- Meshing Techniques of PEEC to Model High- Speed Power and Ground Plane-Pairs of PFBS Rose-Hulman Institute of Technology Rose-Hulman Scholar Graduate Theses - Electrical and Computer Engineering Graduate Theses Spring 5-2015 Development and Verification of Multi-Level Sub- Meshing Techniques

Διαβάστε περισσότερα