- - SA - - SA. Project Code & Schematics Subject: MS31/51 Main Board. Rev. Page Charger (MAX1909)

Μέγεθος: px
Εμφάνιση ξεκινά από τη σελίδα:

Download "- - SA - - SA. Project Code & Schematics Subject: MS31/51 Main Board. Rev. Page Charger (MAX1909)"

Transcript

1 Page chematics Page Index ( / Revision / hange ate) of chematics Page chematics Page Index lock iagram Yonah(HOT U) / Yonah(HOT U) / Yonah(Power/nd) / LITO (HOT) / LITO (MI) / LIT (RPHI) / LITO (RII) / LIT (POWR,V) / LIT (V OR) / LIT (V) / RII(O-IMM_0) / RII(O-IMM_) / RII(Termination) / V(PI-/TRP) / V(PI-/TRP) / V(R) / V(POWR) / V(POWR) / V(POWR) / V(MULTIU) / V(LV/V ) / VRM(R) / VRM(R) / VRM(POWRYP) / VRM(POWRYP) / LV IH-M( PI/U ) / IH-M( LP,I,T )/ IH-M( PIO) / IH-M( POWR) / IH-M( N) / T H/-ROM K Rev ate Page of chematics Page Rev. ate 000 Flash ROM/XU Mini-PI ard FN/HW THRML PROTT XPR/M/OI UIO(O & POWR) UIO( MP & HP & PK) UIO( XTMI&LIN IN) UIO (MUT & INTMI) UIO( Q ) PI (PI U) / TV-Tuner PI ( ILINK) PI (M-UO/M) PI ( PMI) U LN (/) LN (/) Power esign iagram harger (MX0) IN&TTIN YPWR(VLW/VLW) YPWR(_VRUN/_0VRUN) RPWR(_V_U/0_VRUN) VHOR(MX) Others power plan OVP protection V POWR(VOR&IO) LOK N HOL/ ONN RT History (VT) History (VT//MP) Value M0/M M0/PM M0/M M0/PM M0_ V V M0_ V V _ V V NV_ V V N_ V V V V P. Leader heck by esign by - - P P/N: Project ode & chematics ubject: M/ Main oard HON HI PRIION IN. O., LT. FOXONN P - R& ivision Index Page ize ocument Number Rev ustom M(MX-) 0.0 ate: Thursday, July, 00 heet of

2 " X Panel Head Phone JK P. Int.MI P.."WX Panel P. RT onn P. Mic In Jack P. P. Int. peaker.0 Watt x P. TP0 Power W P. MX-(LITO PM/Mfx lock iagram RJ R Video RM Mxbxpcs P.- Line In Jack P. VP00 P. LML X mplifier PMI onn. /MM lot i-link M0 M0 M. Modem OMMON MOUL n-vii M / M XK udio odec TI PIZHK ardus ardreader i.link P.- P. P. P.0 P. M_uo_Pro lot P. P. P. Q R0 P. -Video In omposite In R L In R R In RF-IN P. Mini-PI TV-Tuner P. TT ONN. P. PI X LV RT Lid witch & L H udio PI U M hannel P. PU Processor Yonah,eleron-M,Merom North ridge alistoga outh ridge IH-M XU LP Flash IO Mbits F / MHz X MI (irect Media Interface) N K0F K P. P.- P.- P. M hannel PU FN P.- / MHz PI X PI X PI X U.0 T I T PT O." T H." T H P/ x P. lock en. LPRKLF O-IMM / MHz RII RM P. P. P. Thermal ensor FM (PU/N) P- P. P. RF Receiver RF I/F Keyboard OI Thermal ensor FM (V/R o-imm) Marvell 0/00 thernet 0 P. P. P. P. Mini-ard WLN 0.a/b/g xpress ard U.0 ONN.X M(0.M) IR P.0 P. P. Pulse H00NLT P. P. OI Keyboard P. P/ Touch Pad P. RJ TP Power W Pure H/W Thermal hotdown Max0 P. P. INPUT TOUT HON HI PRIION IN. O., LT. FOXONN P - R& ivision lock iagram (ll) ize ocument Number Rev 0.0 M(MX-) YTM / MX INPUT TOUT TOUT OUTPUT VLW VLW_LO VLW V YTM / MX OUTPUT _VRUN _0VRUN _VU 0_VRUN PU / MX INPUT TOUT YTM / 0/MT (external V ore) INPUT TOUT _VRUN OUTPUT VHOR MP / MX P.0 INPUT OUTPUT VLW OUTPUT PX_V NV_V MXIM HRR MX0 INPUT VRUN P. P. P. P. OUTPUT T TOUT Thursday, July, 00 ate: heet of

3 0MIL TP Layout note: no stub on H_TPLK# H_#[..] H_T#0 H_RQ#[..0] H_T# H_0M# H_FRR# H_INN# H_TPLK# H_INTR H_NMI H_MI# TP TP TP TP TP TP TP TP TP0 TP TP 0MIL 0MIL 0MIL 0MIL 0MIL 0MIL 0MIL 0MIL 0MIL 0MIL 0MIL R 00 H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_RQ#0 H_RQ# H_RQ# H_RQ# H_RQ# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_TPLK#_R TP_# TP_# TP_# TP_# TP_# TP_# TP_# TP_# TP_PM0# TP_PM# TP_HFPLL #[-], PM#[0-]: Leave escape routing on for future functionality U J []# # H L []# NR# M []# PRI# K []# M []# FR# H N []# RY# F J []# Y# N [0]# P []# R0# F P []# L []# IRR# 0 P []# INIT# P []# R []# LOK# H L T[0]# RT# K RQ[0]# R[0]# F H RQ[]# R[]# F K RQ[]# R[]# J RQ[]# TRY# L RQ[]# HIT# Y []# HITM# U []# R []# PM[0]# W [0]# PM[]# U []# PM[]# Y []# PM[]# U []# PRY# R []# PRQ# T []# TK T []# TI W []# TO W []# TM Y []# TRT# W [0]# R# 0 Y []# V T[]# PROHOT# THRM 0M# THRM FRR# INN# THRMTRIP# RV[0] RV[0] RV[0] RV[0] M RV[0] N RV[0] T RV[0] V RV[0] RV[0] RV[0] R ROUP 0 R ROUP TPLK# LINT0 LINT MI# RV[] PU_P XP/ITP INL THRM RRV H LK ONTROL LK[0] LK[] RV[] T RV[] RV[] F RV[] RV[] RV[] F RV[] RV[] RV[0] FOX_PZ--0 H_IRR# H_R#0 H_R# H_R# XP_PM#0 XP_PM# XP_PM# XP_PM# XP_PM# XP_PM# XP_TK XP_TI XP_TO XP_TM XP_TRT# RT# PROHOT# H_THRM H_THRM PM_THRMTRIP# TP_XTRF TP_PR0 TP_PR TP_PR TP_PR TP_PR TP_PR TP_PR TP_PR 0MIL TP 0MIL TP0 0MIL TP 0MIL TP 0MIL TP0 0MIL TP 0MIL TP 0MIL TP H_THRM H_THRM 0MIL TP 0MIL TP 0MIL TP 0MIL TP 0MIL TP 0MIL TP 0MIL TP 0MIL TP 0MIL TP H_# H_NR# H_PRI# H_FR# H_RY# H_Y# H_RQ#0 H_INIT# 0 H_LOK# H_PURT# H_R#[..0] H_TRY# H_HIT# H_HITM# PM_THRMTRIP# LK_PU_LK LK_PU_LK# _0VRUN R0 _J 00 H_THRM H_THRM N_00P_0V_K_ 00 close to cpu V R K_J 00 XP_TI 00 R 00 _J R XP_TM 00 _J R XP_TK 00 R XP_TRT# RT#_K _0VRUN ebug port not used. resistors close to PU. VRUN R0 _0VRUN R _F 00 PROHOT# IHM's PIO: VIL---> -0.V ~ 0.V VIH--->.0V ~.0.V YONH's PROHOT#: VIL---> -0.V ~ 0.*VP VIH---> 0.*VP ~ VP0. If PROHOT# is routed between PU,IMVP and MH, pull-up resistor has to be ohm -%,,,,,,,,, PLT_RT# _0VRUN Q0 R.K_J Q N00PT MMT0 0.U_V_M_ 00,,, OVT_# OVT_#.K_J Q N00PT Q N00PT PM_THRMTRIP# VT (change to N00) HON HI PRIION IN. O., LT. FOXONN P - R& ivision Yonah (HOT U) / ize ocument Number Rev 0.0 M(MX-) ate: Thursday, July, 00 heet of

4 Place close to PU Layout Note: Zo= ohm, 0." max for TLRF. R00 K_F 00 _0VRUN R0 K_F 00 H_#[..0] H_TN#0 H_TP#0 H_INV#0 H_TN# H_TP# H_INV# mil(microstrip) PU_L0 PU_L PU_L R0 N_K_J 00 R0 _F 00 H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_TLRF TT TT F Frequency Table: L[:0] Freq.(MHz) L L L Reserve L L H L H L Reserve L H H U [0]# F []# []# H []# F []# []# []# []# K []# []# J [0]# J []# H []# F []# K []# H []# H TN[0]# TP[0]# J INV[0]# T RP 0 T RP []# []# []# V []# V []# W []# U []# U []# U [0]# []# W []# Y []# []# Y []# Y []# []# TN[]# W TP[]# Y INV[]# V T RP T RP H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# N H_# []# []# K H_# []# []# P H_#0 []# [0]# R H_# []# []# L H_# [0]# []# L H_# []# []# L H_# []# []# 0 M H_# []# []# P H_# []# []# F P H_# []# []# P H_# []# []# T H_# []# []# R H_#0 []# [0]# L H_# []# []# F T H_# [0]# []# F N H_# []# []# F M TN[]# TN[]# N TP[]# TP[]# M INV[]# INV[]# 0 OMP0 TLRF OMP[0] R MI OMP OMP[] U OMP OMP[] U OMP TT OMP[] V TT PRTP# PLP# PWR# L[0] PWROO L[] LP# L[] PI# PU_P FOX_PZ--0 <NO_TUFF> R0._F 00 R0._F 00 R0._F 00 R._F 00 H_PRTP# 0, H_PLP# 0 Layout Note: omp0, connect with Zo=. ohm, make trace length shorter then 0.". omp, connect with Zo= ohm, make trace length shorter then 0.". H_TN# H_TP# H_INV# H_TN# H_TP# H_INV# TP0 0MIL H_PWR# H_PWR 0 H_PULP# PI# IMVP (max) cpu PI# <-> max PI# max: VIHmin=0.V VILmax=0.V (ref. max datasheet ) HON HI PRIION IN. O., LT. FOXONN P - R& ivision Yonah (HOT U) / ize ocument Number Rev 0.0 M(MX-) ate: Thursday, July, 00 heet of

5 U_.V_M_ 00 U_.V_M_ 00 N_U_.V_M_ 00 U_.V_M_ 00 U_.V_M_ 00 N_U_.V_M_ 00 U_.V_M_ 00 0 U_.V_M_ 00 U_.V_M_ 00 N_U_.V_M_ 00 0 N_U_.V_M_ 00 U_.V_M_ 00 N_U_.V_M_ 00 VHOR VHOR U_.V_M_ 00 VHOR 0 U_.V_M_ 00 VHOR U_.V_M_ 00 VHOR VHOR VHOR N_U_.V_M_ 00 0 N_U_.V_M_ 00 U_.V_M_ 00 N_U_.V_M_ 00 U_.V_M_ 00 U_.V_M_ 00 U_.V_M_ 00 U_.V_M_ 00 N_U_.V_M_ 00 N_U_.V_M_ 00 U_.V_M_ 00 U_.V_M_ 00 U_.V_M_ 00 U_.V_M_ 00 N_U_.V_M_ 00 N_U_.V_M_ 00 R : add dummy caps 0 VHOR U V[00] V[00] 0 V[00] V[00] V[00] V[00] V[00] V[00] 0 V[00] V[00] V[0] 0 V[0] V[0] V[0] V[0] V[0] V[0] 0 V[0] V[0] 0 V[00] V[0] V[0] V[0] V[0] V[0] V[0] 0 V[0] V[0] V[0] V[00] V[0] V[0] V[0] V[0] 0 V[0] V[0] V[0] V[0] V[0] V[00] 0 V[0] F V[0] F V[0] F0 V[0] F V[0] F V[0] F V[0] F V[0] F V[0] F0 V[00] V[0] V[0] 0 V[0] V[0] V[0] V[0] V[0] V[0] 0 V[0] V[00] 0 V[0] 0 V[0] V[0] V[0] V[0] V[0] V[0] PU_P V[0] 0 V[0] V[00] V[0] V[0] V[0] V[0] V[0] V[0] V[0] V[0] V[0] 0 V[00] V[0] V[0] V[0] V[0] V[0] V[0] 0 V[0] V[0] V[0] V[00] V[0] V[0] 0 V[0] F V[0] F0 V[0] F V[0] F V[0] F V[0] F V[0] F V[00] F0 VP[0] V VP[0] VP[0] J VP[0] K VP[0] M VP[0] J VP[0] K VP[0] M VP[0] N VP[0] N VP[] R VP[] R VP[] T VP[] T VP[] V VP[] W V VI[0] VI[] VI[] VI[] VI[] VI[] VI[] VN VN VHOR VN VN P 0U_.V_M ame Length Layout Note: Route VN traces at. Ohms with 0 mil spacing. Place PU and P within inch of cpu. width= mil spacing= mil PU_V---->0m PU_VP----->. PU_V------> M VT 0.U_V_M_ 0.U_V_M_ U_.V_M 00_XR H_VI0 R 00 F H_VI R 00 H_VI R 00 F H_VI R 00 H_VI R 00 F H_VI R 00 H_VI R 00 F FOX_PZ U_V_M_ 00 VI0 VI VI VI VI VI VI 0.U_V_M_ 00 VHOR _VRUN 0 mil VN VN 00 mil _0VRUN maximum current is 0m for PU_V in Merom and 00/us slew rate for PU_V R 00_F 00 R 00_F 00 0.U_V_M_ 00 0.U_V_M_ 00 0.U_V_M_ 00 U V[00] V[00] V[00] V[00] V[00] V[00] V[00] V[00] V[00] V[00] V[0] V[0] V[0] V[0] V[0] V[0] V[0] V[0] V[0] V[00] V[0] V[0] V[0] V[0] V[0] V[0] V[0] V[0] V[0] V[00] V[0] V[0] V[0] V[0] V[0] V[0] V[0] V[0] V[0] V[00] V[0] V[0] V[0] F V[0] F V[0] F V[0] F V[0] F V[0] F V[0] F V[00] F V[0] F V[0] V[0] V[0] V[0] V[0] H V[0] H V[0] H V[0] H V[00] J V[0] J V[0] J V[0] J V[0] K V[0] K V[0] K V[0] K V[0] L V[0] L V[00] L V[0] L V[0] M V[0] M V[0] M V[0] M V[0] N V[0] N V[0] N V[0] N V[00] P V[0] PU_P V[0] P V[0] P V[0] P V[0] R V[0] R V[0] R V[0] R V[0] T V[00] T V[0] T V[0] T V[0] U V[0] U V[0] U V[0] U V[0] V V[0] V V[0] V V[00] V V[0] W V[0] W V[0] W V[0] W V[0] Y V[0] Y V[0] Y V[0] Y V[0] V[0] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[0] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[0] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[0] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[0] V[] V[] V[] V[] F V[] F V[] F V[] F V[] F V[] F V[0] F V[] F V[] F FOX_PZ--0 HON HI PRIION IN. O., LT. FOXONN P - R& ivision Yonah (POWR/ROUN) / ize ocument Number Rev 0.0 M(MX-) ate: Thursday, July, 00 heet of

6 W/ = 0/0mil H_XROMP H_#[..0] H_#[..0] _0VRUN _0VRUN R._F 00 H_XOMP R0 00_F 00 R._F 00 _0VRUN R._F 00 _0VRUN R._F 00 R _F 00 R0 _F 00 R 00_F 00 W/ = 0/0mil H_XWIN 0.U_V_M_ 00 W/ = 0/0mil H_YROMP H_YOMP W/ = 0/0mil H_YWIN 0.U_V_M_ 00 LK_MH_LK LK_MH_LK# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_XROMP H_XOMP H_XWIN H_YROMP H_YOMP H_YWIN U F H_#_0 J H_#_ H H_#_ J H_#_ H H_#_ K H_#_ H_#_ H_#_ K H_#_ K H_#_ K H_#_0 J H_#_ H H_#_ J H_#_ K H_#_ H_#_ T0 H_#_ W H_#_ T H_#_ U H_#_ U H_#_0 U H_#_ T H_#_ W H_#_ T H_#_ T H_#_ T H_#_ W H_#_ U H_#_ T H_#_ W H_#_0 T H_#_ H_#_ H_#_ W H_#_ W H_#_ Y H_#_ Y H_#_ W H_#_ Y0 H_#_ H_#_0 W H_#_ H_#_ H_#_ H_#_ H_#_ 0 H_#_ Y H_#_ H_#_ H_#_ H_#_0 H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_0 0 H_#_ H_#_ H_#_ H_XROMP H_XOMP H_XWIN Y H_YROMP U H_YOMP W H_YWIN H_LKIN H_LKIN# LITO HOT H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_0 H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_0 H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_0 H_#_ H_# H_T#_0 H_T#_ H_VRF_0 H_NR# H_PRI# H_RQ#0 H_PURT# H_Y# H_FR# H_PWR# H_RY# H_VRF_ H_INV#_0 H_INV#_ H_INV#_ H_INV#_ H_TN#_0 H_TN#_ H_TN#_ H_TN#_ H_TP#_0 H_TP#_ H_TP#_ H_TP#_ H_HIT# H_HITM# H_LOK# H_RQ#_0 H_RQ#_ H_RQ#_ H_RQ#_ H_RQ#_ H_R#_0 H_R#_ H_R#_ H_LPPU# H_TRY# H F F H J J H J F F J F J H K J W U 0 K T Y K T F H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_INV#0 H_INV# H_INV# H_INV# H_TN#0 H_TN# H_TN# H_TN# H_TP#0 H_TP# H_TP# H_TP# H_RQ#0 H_RQ# H_RQ# H_RQ# H_RQ# H_R#0 H_R# H_R# H_PULP# H_# H_T#0 H_T# H_NR# H_PRI# H_RQ#0 H_PURT# H_Y# H_FR# H_PWR# H_RY# Place ap. near MH within 00 mils. H_#[..] H_INV#[..0] H_TN#[..0] H_TP#[..0] H_HIT# H_HITM# H_LOK# H_RQ#[..0] H_R#[..0] H_PULP# H_TRY# _0VRUN 0.U_V_M_ 00 R 00_F 00 R 00_F 00 H_VRF 0 mil M QM -0M-0000 PM QPM -0PM-0000 M QM for MP HON HI PRIION IN. O., LT. FOXONN P - R& ivision LITOH (HOT) ize ocument Number Rev 0.0 M(MX-) ate: Thursday, July, 00 heet of

7 U TP0 0MIL TP0 0MIL TP 0MIL TP 0MIL TP 0MIL TP 0MIL TP 0MIL TP 0MIL TP 0MIL TP 0MIL TP 0MIL TP 0MIL TP 0MIL MH_RV_ MH_RV_ MH_RV_ MH_RV_ MH_RV_ MH_RV_ MH_RV_ MH_RV_ MH_RV_ MH_RV_0 MH_RV_ MH_RV_ MH_RV_ T R F F F H J RV_ RV_ RV_ RV_ RV_ RV_ RV_ RV_ RV_ RV_0 RV_ RV_ RV_ RV M_K_0 M_K_ M_K_ M_K_ M_K#_0 M_K#_ M_K#_ M_K#_ M_K_0 M_K_ M_K_ M_K_ Y R W W0 W T Y Y0 U0 T0 Y M_LK_R0 M_LK_R M_LK_R M_LK_R M_LK_R#0 M_LK_R# M_LK_R# M_LK_R# M_K0, M_K, M_K, M_K, VRUN R0 0K_J 00 PM_XTT#0 R0 N_0K_J 00 PM_XTT# R0 0K_J 00 PWR_OK, R_LRT_#, PRLPVR MH_L0 MH_L MH_L MH_F_ MH_F_ MH_F_ MH_F_ MH_F_0 MH_F_ MH_F_ MH_F_ MH_F_ MH_F_ MH_F_ MH_F_0 PM_MUY#, PM_XTT#0 PM_THRMTRIP#, PWR_OK,,,,,,,,, PLT_RT# MH_IH_YN# MH_LK_RQ# PM_XTT#0 R0 00 PM_XTT# R 00 TP0MIL TP0MIL TP0 0MIL TP 0MIL TP0MIL TP0MIL MH_F_ MH_F_ MH_F_ MH_F_ PM_XTT#0 PM_XTT# R THRMTRIP#_R 00 R 0 PLTRT#_R 00 TP00 0MIL TP0 0MIL TP 0MIL TP 0MIL TP0 0MIL TP 0MIL TP0 0MIL TP 0MIL TP 0MIL TP 0MIL TP 0MIL TP 0MIL TP 0MIL TP 0MIL TP 0MIL TP 0MIL TP 0MIL TP 0MIL TP 0MIL TP 0MIL TP 0MIL TP0 0MIL MH_F_ MH_F_ VO_TRLLK VO_TRLT MH_LK_RQ# TP_MH_N0 TP_MH_N TP_MH_N TP_MH_N TP_MH_N TP_MH_N TP_MH_N TP_MH_N TP_MH_N TP_MH_N TP_MH_N0 TP_MH_N TP_MH_N TP_MH_N TP_MH_N TP_MH_N TP_MH_N TP_MH_N TP_MH_N K K J F F K H H J K J F H H H H H K H 0 Y Y W W 0 F_0 F_ F_ F_ F_ F_ F_ F_ F_ F_ F_0 F_ F_ F_ F_ F_ F_ F_ F_ F_ F_0 N0 N N N N N N N N N N0 N N N N N N N N F[:] internal pull-up F[0:] internal pull-down PM_MUY# PM_XTT#_0 PM_XTT#_ PM_THRMTRIP# PWROK RTIN# VO_TRLLK VO_TRLT IH_YN# LK_RQ# PM MI N R MUXIN F LK MI M_#_0 M_#_ M_#_ M_#_ M_OOMP_0 M_OOMP_ M_OT_0 M_OT_ M_OT_ M_OT_ M_ROMP# M_ROMP M_VRF_0 M_VRF LKIN# _LKIN _RFLKIN# _RFLKIN _RFLKIN# _RFLKIN MI_RXN_0 MI_RXN_ MI_RXN_ MI_RXN_ MI_RXP_0 MI_RXP_ MI_RXP_ MI_RXP_ MI_TXN_0 MI_TXN_ MI_TXN_ MI_TXN_ MI_TXP_0 MI_TXP_ MI_TXP_ MI_TXP_ W W Y W L0 F0 Y0 U V T K K F 0 F H F F H F M_OOMP_0 M_OOMP_ M_ROMP# M_ROMP MI_TXN0 MI_TXN MI_TXN MI_TXN MI_TXP0 MI_TXP MI_TXP MI_TXP MI_RXN0 MI_RXN MI_RXN MI_RXN MI_RXP0 MI_RXP MI_RXP MI_RXP 0MIL TP 0MIL TP R 0._F 00 R 0._F 00 M_#0, M_#, M_#, M_#, M_OT0, M_OT, M_OT, M_OT, _V U Place close to chipset LK_MH_PLL# LK_MH_PLL RFLK# RFLK RFLK# RFLK MI_TXN[:0] MI_TXP[:0] MI_RXN[:0] MI_RXP[:0] 0.U_V_M_ 00 RFLK# RIMM_VRF RFLK RFLK# RFLK R R R R NV_ NV_ NV_ NV_ U_V_M_ 00 R rev:.0 update LITO HON HI PRIION IN. O., LT. FOXONN P - R& ivision LITO (MI) of ize ocument Number Rev 0.0 M(MX-) ate: Thursday, July, 00 heet of

8 M_INV_N R 00K_J 00 _VRUN_PI (disable RT) M_LU M_RN M_R R U._F P_OMP N_RJ 00 L_KLTTL XP OMPI 0 M_INV_N J0 TP L_LKTL L_KLTN XP OMPO NV_0.U_V_Y_Y 0MIL H0 P_RXN[..0] TP L_LKTL L_LKTL P_RXN0 P_TXN0 P_RXN_0 0MIL H 00 R TP L LK L_LKTL XP RXN_0 F P_RXN NV_0.U_V_Y_Y 0MIL.K_F TP0 L T L LK XP RXN_ P_RXN P_TXN 00 P_RXN_ 0MIL 00 L_I L T XP RXN_ H P_RXN NV_0.U_V_Y_Y L_V L_I XP RXN_ J P_RXN P_TXN 00 P_RXN_ TP 0MIL L_V XP RXN_ L P_RXN M_LV_N F NV_0.U_V_Y_Y L_VN XP RXN_ M P_RXN P_TXN 00 P_RXN_ L_VRFH XP RXN_ N P_RXN 0 NV_0.U_V_Y_Y L_VRFL XP RXN_ P P_RXN P_TXN 00 P_RXN_ XP RXN_ R P_RXN M_O_LKIN- NV_0.U_V_Y_Y L_LK# XP RXN_ T P_RXN0 P_TXN P_RXN_ M_O_LKIN 00 L_LK XP RXN_0 V P_RXN M_VN_LKIN- NV_0.U_V_Y_Y L_LK# XP RXN_ W P_RXN P_TXN P_RXN_ M_VN_LKIN 00 L_LK XP RXN_ Y P_RXN NV_0.U_V_Y_Y XP RXN_ P_RXN P_TXN P_RXN_ M_O_RXIN0-00 L_T#_0 XP RXN_ P_RXN M_O_RXIN- 0 NV_0.U_V_Y_Y L_T#_ XP RXN_ P_TXN P_RXN_ M_O_RXIN- P_RXP[..0] 00 L_T#_ P_RXP0 0 NV_0.U_V_Y_Y XP RXP_0 P_RXP P_TXN 00 P_RXN_ XP RXP_ F P_RXP NV_0.U_V_Y_Y XP RXP_ P_RXP P_TXN0 P_RXN_0 M_O_RXIN0 00 L_T_0 XP RXP_ H P_RXP M_O_RXIN 0 NV_0.U_V_Y_Y L_T_ XP RXP_ J P_RXP P_TXN P_RXN_ M_O_RXIN 00 L_T_ XP RXP_ L P_RXP NV_0.U_V_Y_Y XP RXP_ M P_RXP P_TXN 00 P_RXN_ XP RXP_ N P_RXP NV_0.U_V_Y_Y M_VN_RXIN0-0 L_T#_0 XP RXP_ P P_RXP P_TXN P_RXN_ M_VN_RXIN L_T#_ XP RXP_ R P_RXP0 NV_0.U_V_Y_Y M_VN_RXIN- F L_T#_ XP RXP_0 T P_RXP P_TXN 00 P_RXN_ XP RXP_ V P_RXP 0 NV_0.U_V_Y_Y XP RXP_ W P_RXP P_TXN 00 P_RXN_ XP RXP_ Y P_RXP M_VN_RXIN0 F0 L_T_0 XP RXP_ P_RXP M_VN_RXIN L_T_ XP RXP_ M_VN_RXIN F L_T_ P_TXN0 _VRUN XP TXN_0 F P_TXN XP TXN_ 0 P_TXN NV_0.U_V_Y_Y VT(delete R,R,R,R,R,R,R) XP TXN_ H P_TXN P_TXP0 00 P_RXP_0 XP TXN_ J0 P_TXN NV_0.U_V_Y_Y TV OUT XP TXN_ L P_TXN P_TXP 00 P_RXP_ TV OUT XP TXN_ M0 P_TXN NV_0.U_V_Y_Y _0VRUN TV OUT XP TXN_ N P_TXN P_TXP 00 P_RXP_ XP TXN_ P0 NV_RT J0 P_TXN 0 NV_0.U_V_Y_Y TV_IRF XP TXN_ R P_TXN P_TXP 00 P_RXP_ TV_IRTN XP TXN_ T0 P_TXN0 NV_0.U_V_Y_Y TV_IRTN XP TXN_0 V P_TXN P_TXP 00 P_RXP_ R R R TV_IRTN XP TXN_ W0 P_TXN NV_0.U_V_Y_Y TV_ONL0 XP TXN_ Y P_TXN P_TXP P_RXP_ TP 0MIL K TV_ONL TV_ONL0 XP TXN_ P_TXN NV_0.U_V_Y_Y TP0 0MIL J TV_ONL XP TXN_ P_TXN P_TXP 00 P_RXP_ XP TXN_ 0 NV_0.U_V_Y_Y M_LU P_TXP0 P_TXP 00 P_RXP_ RT_LU XP TXP_0 P_TXP NV_0.U_V_Y_Y M_RN RT_LU# XP TXP_ F0 P_TXP P_TXP 00 P_RXP_ RT_RN XP TXP_ P_TXP NV_0.U_V_Y_Y M_R RT_RN# XP TXP_ H0 P_TXP P_TXP 00 P_RXP_ RTR# RT_R XP TXP_ J P_TXP NV_0.U_V_Y_Y RT_R# XP TXP_ L0 P_TXP P_TXP0 00 P_RXP_0 XP TXP_ M P_TXP 0 NV_0.U_V_Y_Y XP TXP_ N0 P_TXP P_TXP P_RXP_ M_LK 00 RT LK XP TXP_ P P_TXP NV_0.U_V_Y_Y M_T R M_HYN_R P_TXP0 P_TXP P_RXP_ M_HYN 00 RT T XP TXP_ R0 00 N J RT_IRF RT_HYN XP TXP_0 T J P_TXP NV_0.U_V_Y_Y R _F 00 RT_IRF XP TXP_ V0 H P_TXP P_TXP 00 P_RXP_ RT_VYN XP TXP_ W P_TXP NV_0.U_V_Y_Y R M_VYN_R P_TXP P_TXP P_RXP_ M_VYN 00 XP TXP_ Y0 00 N J XP TXP_ P_TXP NV_0.U_V_Y_Y XP TXP_ 0 P_TXP P_RXP_ (disable RT) 00 LITO R R R N 0_F00 M_LU NV_RT VRUN (disable RT) R N 0_F00 M_RN LV TV V PI-XPR RPHI P_RXN_[..0] P_RXP_[..0] R0 N 0_F00 NV_RT M_R (disable RT) R.K_J 00 R0.K_J 00 R N 00 RTR# R 00 (disable RT) _0VRUN M_LK M_T HON HI PRIION IN. O., LT. FOXONN P - R& ivision LITO (MI) of ize ocument Number Rev 0.0 M(MX-) ate: Thursday, July, 00 heet of

9 M Q[..0] M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q U J _Q0 J _Q M _Q M _Q J _Q K _Q J _Q H _Q N _Q P _Q R _Q0 P _Q N _Q M _Q M _Q N _Q K _Q L _Q M _Q N _Q K _Q0 L _Q M _Q P _Q P _Q L _Q P _Q N0 _Q L _Q P _Q P0 _Q0 T _Q R _Q R _Q P _Q P _Q T _Q T _Q L _Q L _Q K _Q0 N _Q K _Q K _Q P _Q N _Q T _Q L _Q Y _Q W _Q P _Q0 N _Q V _Q T _Q N _Q L _Q _Q F _Q _Q F _Q _Q0 H _Q F _Q F _Q LITO R YTM MMORY 0 _# _M_0 _M M M M M M M Q_0 _Q Q Q Q Q Q Q Q#_0 _Q# Q# Q# Q# Q# Q# Q# M_0 _M M M M M M M M M M_0 _M M M R# _RVNIN# _RVNOUT# _W# U V 0 Y J M L N M L R H M M0 M M M M M M M M M M M M M M K T N M M Q0 M Q M Q M Q N M Q N M Q P M Q M Q K M Q#0 U N M M M Q# M Q# M Q# M Q# L M Q# N M Q# H M Q# Y M 0 U M W M M M U M V M U M W M T M U M 0 T M V0 M V M W K K Y TP_M_RVNIN# TP_M_RVNOUT# M 0, M, M, M #, M M[..0] M Q[..0] M Q#[..0] M [..0], M R#, 0MIL TP 0MIL TP M W#, M Q[..0] M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q U K _Q0 J _Q P _Q R _Q J _Q K _Q N _Q P _Q T0 _Q V _Q U _Q0 V _Q P _Q R0 _Q W _Q Y _Q _Q V _Q R _Q P _Q _Q0 U _Q P _Q P _Q Y _Q _Q T _Q U _Q U _Q W _Q V _Q0 W _Q M _Q L _Q P _Q N _Q N _Q M _Q P _Q L _Q J _Q0 H0 _Q J _Q N0 _Q K _Q H _Q K0 _Q J _Q 0 _Q W0 _Q _Q0 W _Q Y0 _Q Y _Q W _Q Y _Q V _Q R _Q K _Q K _Q T _Q0 K _Q J _Q J _Q LITO R YTM MMORY 0 _# _M_0 _M M M M M M M Q_0 _Q Q Q Q Q Q Q Q#_0 _Q# Q# Q# Q# Q# Q# Q# M_0 _M M M M M M M M M M_0 _M M M R# _RVNIN# _RVNOUT# _W# T V Y R K R T L H N M T U R R R0 R N M0 U T P P T0 T P Y W Y R T T U V V W V Y R U K K R M M0 M M M M M M M M M M M M M M M Q0 M Q M Q M Q M Q M Q M Q M Q M Q#0 M Q# M Q# M Q# M Q# M Q# M Q# M Q# M 0 M M M M M M M M M M 0 M M M TP_M_RVNIN# TP_M_RVNOUT# M 0, M, M, M #, M M[..0] M Q[..0] M Q#[..0] M [..0], M R#, 0MIL TP 0MIL TP M W#, HON HI PRIION IN. O., LT. FOXONN P - R& ivision LITO (RII) of ize ocument Number Rev 0.0 M(MX-) ate: Thursday, July, 00 heet of

10 _VRUN _VRUN LV _VRUN aps used in _VU_PI should be on top layer _VRUN _VRUN NOT: 0.UF caps in.xpll need to be located as edge caps within 00mils _VRUN _VRUN _VRUN R _ 00 R _ 00 R NV_ LV 00 VRUN R NV_ 00 0m _VRUN_TXLV 0m _VRUN_HMPLL 0m _VRUN_LV 0m (0 mil) 0 N_U_V_K_ N_0.0U_V_K_ U_.V_Y_Y 00 VRUN_HV 0.U_V_M_ 00 (0 mil) (0 mil) 0 0 _0U_.V_Y_Y _0.U_V_M_ (0 mil) R without _0VRUN _VRUN _VRUN M VT 00R-00MHZ_00 _VRUN_IO HP0Z-0T0 (disable RT) R0 N 00 _0.U_V_M_ (0 mil) R 00 0 _VRUN_TXLV N 0.U_V_M_ N_0U_.V_Y_Y L R _VRUN_PI J L _VRUN_PI N H00H-0PT UH_00 0._F 00 V0 (0 mil) 0R-00MHZ_00 _VRUN 00 V (00 mil) Y H0KF-T0. FI0F-R0K V V _VRUN_PI V R R 0 V N NV_RT 0U_.V_Y_Y _VRUN V L P R 0m _0VRUN U_V_M VRUN_PLL V 0U_.V_ 0U_.V_Y_Y 0U_.V_Y_Y N L 00 V_PLL TP0ML L N FILTR V_ H N 0R-00MHZ_00 NFMR V_ m _VRUN _VRUN_N_L _VRUN_RT F LMPN V_RT0 V_RT (disable RT) N 0.U_V_M_ N_0.0U_V_M_ V_RT _VRUN_PLL 0.U_V_Y_Y _VRUN_PLL V_PLL L (0 mil) 00 _VRUN_HPLL V_PLL F _0UH_00 0m R _ 00 V_HPLL (0 mil) _VRUN_PLL 0m _VRUN _VRUN_LV FI0F-00K P V_LV _0U_V_T V_LV FU0L _0.U_V_M_ LV R0 _VRUN_MPLL F 00 NV_ V_MPLL 00 H0 L0 (0 mil) _VRUN V_TV 0 _0UH_00 0m V_TV _VRUN_PLL FI0F-00K P _0U_V_T FU0L _0.U_V_M_ V_TV0 F 00 V_TV 0 V_TV0 0 V_TV 0 L V_TV0 (0 mil) F0 0R-00MHZ_00 m V_TV _VRUN_HPLL _VRUN_HMPLL H H0KF-T V_HMPLL0 H V_HMPLL 0.U_V_M_ U_.V_M VRUN_LV V_LV0 V_LV L0 V_LV (0 mil) 0R-00MHZ_00 m _VRUN_MPLL V_TV H0KF-T (all 0 mil) VRUN_HV 0.U_V_M_ V_HV0 00 U_.V_M_ MH TV-OUT isable V_HV 00 V_HV H V_QTV R 00 R0 00 _.U_0V_Y_Y _0.U_V_M_ L _0.0U_V_K_ P 0U_V_T FU0L (0 mil) 0.U_V_Y_Y 00 00m NV_RT VT(delete R,R,R,R,R,R) N_0.0U_V_K_ 00 N_0.0U_V_K_ 00 UH H VYN 0 V_TXLV0 0 V_TXLV 0 V_TXLV K VUX0 F VUX VUX VUX L0 VUX K0 VUX J0 VUX H0 VUX 0 VUX F0 VUX 0 VUX0 0 VUX 0 VUX VUX F VUX VUX VUX VUX VUX F VUX VUX0 H VUX J VUX H VUX J0 VUX H0 VUX H VUX P VUX P VUX H VUX P VUX0 H VUX VUX F VUX VUX Y VUX F VUX VUX F VUX VUX VUX0 POWR VTT_0 VTT_ VTT_ W VTT_ V VTT_ T VTT_ R VTT_ P VTT_ N VTT_ M VTT_ L VTT_0 VTT_ VTT_ VTT_ VTT_ Y VTT_ W VTT_ V VTT_ U VTT_ T VTT_ R VTT_0 N VTT_ M VTT_ L VTT_ VTT_ VTT_ Y VTT_ W VTT_ V VTT_ U VTT_ T VTT_0 R VTT_ P VTT_ N VTT_ M VTT_ L VTT_ R VTT_ P VTT_ N VTT_ M VTT_ R0 VTT_0 P0 VTT_ N0 VTT_ M0 VTT_ P VTT_ N VTT_ M VTT_ R VTT_ P VTT_ N VTT_ M VTT_0 P VTT_ N VTT_ M VTT_ R VTT_ P VTT_ M VTT_ VTT_ R VTT_ P VTT_ N VTT_0 M VTT_ P VTT_ N VTT_ M VTT_ R VTT_ P VTT_ N VTT_ M VTT_ R VTT_ P VTT_0 M VTT_ VTT_ VTT_ R VTT_ P VTT_ N VTT_ M ate: Thursday, July, 00 heet 0 of VTTLF_P VTTLF_P VTTLF_P _0VRUN LITO HON HI PRIION IN. O., LT. FOXONN P - R& ivision LITO(POWR,V) of ize ocument Number Rev 0.0 M(MX-) 0. (00 mil) 00.U_0V_Y_Y PL IN VITY 00 0.U_V_Y_Y 00.U_0V_Y_Y 00 0.U_V_Y_Y 0 0.U_.V_Y_Y U_V_Y_Y 00 0.U_0V_Y_Y N_0.0U_V_K_ 00 0.U_.V_Y_Y U_0V_Y_Y 00 P0 N_U_.V_T F0J0R

11 VM_LF VM_LF VM_LF VM_LF _0VRUN _V U _0VRUN _VRUN_IO ize ocument Number Rev ate: heet of HON HI PRIION IN. O., LT. FOXONN P - R& ivision M(MX-) 0.0 LITO(V OR) of ustom Thursday, July, 00 ize ocument Number Rev ate: heet of HON HI PRIION IN. O., LT. FOXONN P - R& ivision M(MX-) 0.0 LITO(V OR) of ustom Thursday, July, 00 ize ocument Number Rev ate: heet of HON HI PRIION IN. O., LT. FOXONN P - R& ivision M(MX-) 0.0 LITO(V OR) of ustom Thursday, July, 00 near pin Note: ll VM pins shorted internally.. near pin on layer. (00 mil) (0 mil) M VT 0.U_V_Y_Y 00 0.U_V_Y_Y 00 0.U_0V_Y_Y 00 0.U_0V_Y_Y U_.V_M 00_XR 0 0U_.V_M 00_XR 0U_.V_M 00_XR 0U_.V_M 00_XR 0.U_V_Y_Y 00 0.U_V_Y_Y 00 0.U_V_Y_Y 00 0.U_V_Y_Y 00 V_NTF0 V_NTF V_NTF V_NTF V_NTF Y V_NTF W V_NTF V V_NTF U V_NTF T V_NTF R V_NTF0 V_NTF V_NTF V_NTF V_NTF Y V_NTF W V_NTF V V_NTF U V_NTF T V_NTF R V_NTF0 V_NTF V_NTF V_NTF V_NTF Y V_NTF W V_NTF V V_NTF U V_NTF T V_NTF R V_NTF0 V_NTF V_NTF V_NTF V_NTF Y V_NTF W V_NTF V V_NTF U V_NTF T V_NTF R V_NTF0 V_NTF V V_NTF U V_NTF T V_NTF R V_NTF V_NTF V V_NTF U V_NTF T V_NTF R V_NTF0 V_NTF V V_NTF U V_NTF T V_NTF R V_NTF 0 V_NTF V0 V_NTF U0 V_NTF T0 V_NTF R0 V_NTF0 V_NTF V V_NTF U V_NTF T V_NTF V_NTF V_NTF V_NTF V_NTF Y V_NTF W V_NTF0 V V_NTF U V_NTF T V_NTF0 V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF 0 V_NTF V_NTF V_NTF0 V_NTF Y V_NTF U VUX_NTF R VUX_NTF VUX_NTF0 F VUX_NTF R VUX_NTF VUX_NTF F VUX_NTF VUX_NTF VUX_NTF VUX_NTF VUX_NTF W VUX_NTF V VUX_NTF0 T VUX_NTF R VUX_NTF VUX_NTF F VUX_NTF VUX_NTF VUX_NTF VUX_NTF VUX_NTF VUX_NTF Y VUX_NTF0 W VUX_NTF V VUX_NTF U VUX_NTF T VUX_NTF R VUX_NTF VUX_NTF F VUX_NTF VUX_NTF VUX_NTF VUX_NTF0 VUX_NTF0 VUX_NTF F VUX_NTF VUX_NTF F VUX_NTF VUX_NTF F VUX_NTF VUX_NTF F VUX_NTF VUX_NTF F VUX_NTF0 VUX_NTF F VUX_NTF VUX_NTF F VUX_NTF 0 VUX_NTF F0 VUX_NTF VUX_NTF F VUX_NTF VUX_NTF Y VUX_NTF W VUX_NTF V VUX_NTF U VUX_NTF T VUX_NTF R NTF UF LITO NTF UF LITO 0.U_.V_Y_Y 00 0.U_.V_Y_Y 00 0.U_.V_Y_Y 00 0.U_.V_Y_Y 00 0.U_.V_Y_Y 00 0.U_.V_Y_Y 00 0U_.V_M 00_XR 0U_.V_M 00_XR 0 N_0.U_V_Y_Y 00 0 N_0.U_V_Y_Y 00 0.U_.V_Y_Y 00 0.U_.V_Y_Y 00 N_0.U_V_Y_Y 00 N_0.U_V_Y_Y 00 0.U_.V_Y_Y 00 0.U_.V_Y_Y 00 N_0.U_V_Y_Y00 N_0.U_V_Y_Y00 0.U_0V_Y_Y 00 0.U_0V_Y_Y 00 0.U_0V_Y_Y 00 0.U_0V_Y_Y 00 P 0U_.V_M P 0U_.V_M 0.U_V_Y_Y 00 0.U_V_Y_Y 00 0.U_.V_Y_Y 00 0.U_.V_Y_Y 00 U_.V_Y_Y 00 U_.V_Y_Y 00 N_0.U_V_Y_Y00 N_0.U_V_Y_Y00 V_0 V_ W V_ P V_ N V_ L V_ J V_ V_ Y V_ W V_ V V_0 P V_ N V_ M V_ L V_ J V_ V_ W V_ V V_ T V_ R V_0 P V_ N V_ M V_ 0 V_ Y0 V_ W0 V_ V0 V_ U0 V_ T0 V_ R0 V_0 P0 V_ N0 V_ M0 V_ L0 V_ V_ Y V_ W V_ V V_ U V_ R V_0 P V_ M V_ L V_ V_ V_ Y V_ V V_ U V_ T V_ R V_0 P V_ N V_ M V_ L V_ P V_ N V_ M V_ L V_ P V_ N V_0 L V_ N V_ M V_ L V_ P V_ N V_ M V_ V_ V_ Y V_0 P V_ N V_ M V_ L V_ V_ V_ Y V_ W V_ P V_ N V_0 M V_ L V_ V_ V_ W V_ N V_ M V_ L V_ 0 V_ 0 V_0 Y0 V_ W0 V_ P0 V_ N0 V_ M0 V_ L0 V_ V_ V_ Y V_ N V_00 M V_0 L V_0 N V_0 M V_M_0 U V_M_ T V_M_ M V_M_ U0 V_M_ V_M_ Y V_M_ W V_M_ V V_M_ U V_M_ T V_M_0 R V_M_ 0 V_M_ Y0 V_M_ W0 V_M_ V0 V_M_ U0 V_M_ T0 V_M_ R0 V_M_ P0 V_M_ N0 V_M_0 M0 V_M_ M V_M_ L V_M_ K V_M_ J V_M_ H V_M_ J V_M_ H V_M_ J V_M_ H V_M_0 V_M_ Y V_M_ W V_M_ V V_M_ U V_M_ T V_M_ R V_M_ J V_M_ H V_M_ J V_M_0 H V_M_ J V_M_ H V_M_ V_M_ J V_M_ V_M_ Y V_M_ W V_M_ V V_M_ U V_M_0 T V_M_ R V_M_ P V_M_ K V_M_ J V_M_ K V_M_ K0 V_M_ V_M_ Y V_M_ W V_M_0 V V_M_ U V_M_ T V_M_ R V_M_ P V_M_ K V_M_ J V_M_ J V_M_ J V_M_ H V_M_0 J V_M_ H V_M_ V_M_ Y V_M_ W V_M_ V V_M_ U V_M_ T V_M_ R V_M_ J V_M_0 J V_M_ J V_M_ H V_M_ K V_M_ J V_M_ H V_M_ V_M_ K V_M_ V_M_ Y V_M_0 W V_M_ V V_M_ T V_M_ R V_M_ P V_M_ V_M_ Y V_M_ W V_M_ V V_M_ T V_M_00 R V_M_0 P V_M_0 N V_M_0 L V_M_0 K V_M_0 J V_M_0 V V_M_0 J V_0 L V_0 P V_0 N V_0 M V_0 N V_0 M V_0 L V U LITO V U LITO 0U_.V_M 00_XR 0U_.V_M 00_XR

12 MH_F_ MH_F_ MH_F_ MH_F_ MH_F_ MH_F_ (PU trap) MH_F_ MH_F_ (PI raphics Lane) MH_F_0 MH_F_0 (HOT PLL V LT) MH_F_ MH_F_ (P x LK NL) MH_F_ MH_F_ MH_F_ Low = MIx High = MIx Low = Moby ick High = alistoga R select (default high) Low = RV High = Mobile Yonah processor Low = Reverse Lane High = Normal operation For layout convenience MH_F_[:] (XOR/LLZ) MH_F_ (F ynamic OT) Low = RRV High = MOILITY Low = Reserved High= alistoga 00=Partial lock ating isable 0=XOR Mode nable 0=ll-Z Mode nable =Normal Operation(efault) Low = ynamic OT isabled High = ynamic OT nable 0MIL TP 0MIL TP0 0MIL TP 0MIL TP0 0MIL TP R N_.K_J 00 0MIL TP 0MIL TP0 0MIL TP MH_F_ (V_OR elect) MH_F_ (MI LN RVRL) VT (delete R,add TP) MH_F_0 (PIe ackward Interpoerability mode) Low =.0V(default) High =.V MH_F_ Low = Normal(default) High = LN RVR MH_F_ Low = Only VO or PI x is operational (defaults)) High = VO and PI x are operating simultaneously via the P port MH_F_0 Layout Noe: Location of all MH_F strap resistors needs to be close to trace to minimize stub 0MIL TP VT (delete R0,add TP) 0MIL TP VT (delete R,add TP) 0MIL TP0 heck LITO version, after version, if systec can't boot up then N the pull low R UI V_0 V_ W V_ T V_ P V_ M V_ J V_ F V_ V0 V_ P0 V_ N0 V_0 K0 V_ J0 V_ H0 V_ 0 V_ F0 V_ 0 V_ 0 V_ Y V_ W V_ V V_0 R V_ N V_ J V_ V_ V_ V_ Y V_ W V_ V V_ T V_0 R V_ P V_ N V_ M V_ L V_ J V_ H V_ V_ F V_ V_0 T V_ M V_ H V_ V_ F V_ V_ V_ K V_ H V_ V_0 V_ Y V_ W V_ V V_ T V_ R V_ P V_ N V_ M V_ L V_0 J V_ H V_ V_ F V_ V_ Y V_ W V_ N V_ H V_ V_0 F V_ V_ V_ V_ V_ V_ V V_ R V_ H V_ V_0 V_ Y V_ W V_ V V_ T V_ R V_ P V_ N V_ M V_ L V_0 J V_ H V_ V_ F V_ V_ N V_ LITO V V_ V_ V_ V_00 V_0 V_0 V_0 V_0 V_0 V_0 V_0 V_0 V_0 V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_ V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_ V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_ V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_ V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_ V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_ V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_ K F W V R Y V T R M H F H F Y V N J Y 0 0 T N T N K W U P M W J P M K J F N M K F K P K H U L W UJ T V_0 N V_ M V_ H V_ V_ W V_ K V_ J V_ F V_ V_ V_0 K V_ V_ F V_ V_ V_ V_ V_ V V_ R V_ N V_00 L V_0 V_0 Y V_0 P V_0 K V_0 J V_0 H V_0 V_0 W0 V_0 R0 V_0 M0 V_ 0 V_ K0 V_ 0 V_ 0 V_ N V_ V_ W V_ K V_ V_0 V_ H V_ P V_ H V_ V_ V_ Y V_ R V_ P V_ M V_0 K V_ V V_ N V_ L V_ J V_ F V_ V_ N V_ M V_ K V_0 N V_ M V_ L V_ V_ V_ V_ T V_ K V_ V_ V_0 U V_ K V_ H V_ V_ V V_ R V_ N V_ M V_ L V_ V_0 P V_ F V_ V_ V_ Y V_ V_ K V_ H V_ V_ V_0 V_ Y V_ V LITO V_ J V_ V_ V_ V0 V_ P0 V_ L0 V_ J0 V_0 0 V_ 0 V_ W0 V_ U0 V_ V_ W V_ R V_ H V_ V_ Y V_0 R V_ V_ V_ V_ V_ V_ V_ U V_ K V_ V_00 V_0 V V_0 P V_0 L V_0 J V_0 H V_0 F V_0 V_0 R V_0 V_0 V_ V_ V_ V_ Y V_ U V_ N V_ K V_ H V_ V_0 V V_ F V_ V_ Y V_ R V_ P V_ L V_ J V_ Y V_ U V_0 R V_ J V_ F V_ V_ Y V_ W V_ V V_ L V_ H V_ V_0 F V_ V_ V_ V_ V_ T V_ R V_ P V_ K V_ J V_0 V_ V_ Y V_ U V_ T V_ N V_ J V_ H V_ F V_ V_0 L HON HI PRIION IN. O., LT. FOXONN P - R& ivision LITO(V) of ize ocument Number Rev 0.0 M(MX-) ate: Thursday, July, 00 heet of

13 R_VRF 0.U_V_M_ F and. F placed close to VRF pins,,, M 0, M W#,.U_0V_Y_Y 00 M_K0 M, M #, M_# M_OT,,,, M_T_,,,, M_LK_ VRUN.U_0V_Y_Y 00 R_VRF M Q0 M Q M Q#0 M Q0 M Q M Q M Q M Q M Q# M Q M Q0 M Q M Q M Q M Q# M Q M Q M Q M Q M Q M M M Q M Q M M M M M M M 0 M Q M Q M Q# M Q M Q M Q M Q0 M Q M M M Q M Q M Q M Q M Q# M Q M Q0 M Q M Q M Q M M M Q M Q _V U 0.U_V_M_ 00 N VRF V Q0 Q V Q#0 Q0 V Q Q V Q Q V Q# Q V Q0 Q V0 V V0 Q Q0 Q Q V V Q# N Q M V V Q Q Q Q V V Q Q Q Q V V M Q# N Q V V0 Q Q0 Q Q V V K0 K V V N _ V V V V V0 V 0 0/P 0 0 R# 0 W# 0# V.mm V # OT0 # V V OT N V V Q Q Q Q V V Q# M Q V V Q Q Q Q V V Q Q0 Q Q V V Q# M Q V V Q Q Q Q V0 V Q Q Q Q V V NTT K V0 K# Q# V Q M V V Q0 Q Q Q V V Q Q0 Q Q V V M Q# V Q Q V Q Q V Q V L 0 V(P) 0 N N 0 NPTH NPTH P-00 R RM O-IMM (00P) IMM_0 V Q Q V M0 V Q Q V Q Q V M V K0 K0# V Q Q V R O-IMM_x00P FOX_0_NRN_F _V U M Q M Q M M0 M Q M Q M Q M Q M M M Q M Q M Q0 M Q R R_XTT#0 M M N_ 00 M Q M Q M Q M Q M Q# M Q M Q0 M Q M M M M M M 0.V per IMM=.0 M M Q M Q M M M Q M Q M Q M Q M Q# M Q M Q M Q M Q M Q M M M Q M Q M Q0 M Q M Q# M Q M Q M Q 0_IM0 _IM0 M_LK_R0 M_LK_R#0 M_K, M, M R#, M_#0, M_OT0, M_LK_R M_LK_R# PM_XTT#0, Mus ddress: 0(W)/(R) R 0K_J 00 R 00 0K_J M M[0..] M Q[0..] M Q[0..] M Q#[0..] M [0..], R_VRF R_VRF 0 (0 mil) 0.U_V_M_ 00 _V U RIMM_VRF R 00 lose to IMM Place these aps near o-imm0. R N_0K_F 00 _V U.U_0V_Y_Y.U_0V_Y_Y.U_0V_Y_Y.U_0V_Y_Y.U_0V_Y_Y _V U R N_0K_F 00 Place these aps near o-imm0. 0.U_V_Y_Y 0.U_V_Y_Y 0.U_V_Y_Y 0.U_V_Y_Y HON HI PRIION IN. O., LT. FOXONN P - R& ivision R(II)O-IMM_0 ize ocument Number Rev 0.0 M(MX-) ate: Thursday, July, 00 heet of

14 R_VRF 0.U_V_M_ 00.U_0V_Y_Y F and. F placed close to VRF pins M Q0 M Q M Q#0 M Q0 M Q M Q M Q M Q M Q# M Q M Q0 M Q _V U N VRF V Q0 Q V Q#0 Q0 V Q Q V Q Q V Q# Q V Q0 Q V0 V Q Q V M0 V Q Q V Q Q V M V K0 K0# V Q Q V _V U.V per IMM=.0 M Q M Q M M0 M Q M Q M Q M Q M M M Q M Q M_LK_R M_LK_R# M M[0..] M Q[0..] M Q[0..] M Q#[0..] M [0..], VRUN,,, M_K M, M 0, M W#, M #, M_# M_OT,,,, M_T_,,,, M_LK_.U_0V_Y_Y 00 M Q M Q M Q# M Q M Q M Q M Q M Q M M M Q M Q M M M M M M M 0 M Q M Q M Q# M Q M Q M Q M Q0 M Q M M M Q M Q M Q M Q M Q# M Q M Q0 M Q M Q M Q M M M Q M Q 0.U_V_M_ 00 V V0 Q Q0 Q Q V V Q# N Q M V V Q Q Q Q V V Q Q Q Q V V M Q# N Q V V0 Q Q0 Q Q V V K0 K V V N _ V V V V V0 V 0 0/P.mm 0 0 R# 0 W# 0# V V # OT0 # V V OT N V V Q Q Q Q V V Q# M Q V V Q Q Q Q V V Q Q0 Q Q V V Q# M Q V V Q Q Q Q V0 V Q Q Q Q V V NTT K V0 K# Q# V Q M V V Q0 Q Q Q V V Q Q0 Q Q V V M Q# V Q Q V Q Q V Q V L 0 V(P) 0 N N 0 NPTH NPTH IMM_ P-00 R RM O-IMM (00P) R O-IMM_x00P FOX_0_NRN_F M Q0 M Q R PM_XTT#0_IMM N_ 00 M M M Q M Q M Q M Q M Q# M Q M Q0 M Q M M M M M M 0 M M Q M Q M M M Q M Q M Q M Q M Q# M Q M Q M Q M Q M Q M M M Q M Q M Q0 M Q M Q# M Q M Q M Q 0_IM _IM R 0K_J R 0K_J M_K, M, M R#, M_#, M_OT, M_LK_R M_LK_R# VRUN PM_XTT#0, Mus ddress: (W)/(R) Place these aps near o-imm. 0.U_0V_Y_Y.U_0V_Y_Y Place these aps near o-imm. _V U 0.U_0V_Y_Y.U_0V_Y_Y.U_0V_Y_Y _V U 0.U_V_Y_Y 0.U_V_Y_Y 0.U_V_Y_Y 0.U_V_Y_Y HON HI PRIION IN. O., LT. FOXONN P - R& ivision R(II)O-IMM_ ize ocument Number Rev 0.0 M(MX-) ate: Thursday, July, 00 heet of

15 0_VRUN M R0 00 _J, M_OT R 00 _J, M_K R0 00 _J, M R 00 _J, M [0..], M [0..],,,, M # M W# M_# M_OT RP 0_VRUN M M M M R 00_PR RP U_V_Y_Y 0.U_V_Y_Y 0.U_V_Y_Y 0.U_V_Y_Y 0.U_V_Y_Y 0.U_V_Y_Y 0.U_V_Y_Y 0.U_V_Y_Y 0.U_V_Y_Y 0.U_V_Y_Y 0.U_V_Y_Y 0.U_V_Y_Y 0.U_V_Y_Y Layout note: Place cap close to every R-pack terminated to 0_VRUN,,,, M_OT M_# M R# M M M 0 M M R 00_PR RP R 00_PR RP0, M_K M M M R 00_PR RP 0_VRUN 0.U_V_Y_Y 0.U_V_Y_Y 0.U_V_Y_Y 0.U_V_Y_Y 0.U_V_Y_Y 0.U_V_Y_Y 0.U_V_Y_Y 0.U_V_Y_Y 0.U_V_Y_Y 0.U_V_Y_Y 0.U_V_Y_Y 0.U_V_Y_Y 0.U_V_Y_Y Layout note: Place cap close to every R-pack terminated to 0_VRUN,,,,, M 0 M_OT0 M_#0 M R# M M 0 M M M M 0 M M R 00_PR RP R RP 00_PR R 00_PR RP,,,,,,, M # M W# M 0 M_# M_K0 M M_K M M M M M R 00_PR RP R 00_PR RP R RP 00_PR M M M M 0 R 00_PR RP R 00_PR HON HI PRIION IN. O., LT. FOXONN P - R& ivision R(II)Termination ize ocument Number Rev 0.0 M(MX-) ate: Thursday, July, 00 heet of

16 ,,,,,,,,, TXP[0..] TXN[0..] P_RXP_[0..] P_RXN_[0..] PLT_RT# TXP0 TXP TXP TXP TXP TXP TXP TXP TXP TXP TXP0 TXP TXP TXP TXP TXP TXN0 TXN TXN TXN TXN TXN TXN TXN TXN TXN TXN0 TXN TXN TXN TXN TXN P_RXP_0 P_RXP_ P_RXP_ P_RXP_ P_RXP_ P_RXP_ P_RXP_ P_RXP_ P_RXP_ P_RXP_ P_RXP_0 P_RXP_ P_RXP_ P_RXP_ P_RXP_ P_RXP_ P_RXN_0 P_RXN_ P_RXN_ P_RXN_ P_RXN_ P_RXN_ P_RXN_ P_RXN_ P_RXN_ P_RXN_ P_RXN_0 P_RXN_ P_RXN_ P_RXN_ P_RXN_ P_RXN_ R00 NV_0K_J 00 U NV_H0W VRUN LK_PI_P LK_PI_P# VT 00MHz LK_PI_P LK_PI_P# NV_0.U_V_Y_Y 00 R0 N_NV_0K_J 00 U R0 PLT_RT#_V NV JPLT_RT_V# H 00 PX_RT_N TXP0 TXN0 TXP TXN TXP TXN TXP TXN TXP TXN TXP TXN TXP TXN TXP TXN TXP TXN TXP TXN TXP0 TXN0 TXP TXN TXP TXN TXP TXN TXP TXN TXP TXN H PX_RFLK J PX_RFLK_N J PX_TX0 K PX_TX0_N H PX_TX PX_TX_N PX_TX H PX_TX_N PX_TX H PX_TX_N K PX_TX J PX_TX_N J PX_TX H PX_TX_N 0 PX_TX H0 PX_TX_N PX_TX H PX_TX_N K PX_TX J PX_TX_N J PX_TX H PX_TX_N PX_TX0 H PX_TX0_N K PX_TX J PX_TX_N J PX_TX H PX_TX_N H PX_TX PX_TX_N K PX_TX J PX_TX_N J PX_TX H PX_TX_N P_RXP_0 K P_RXN_0 PX_RX0 K P_RXP_ PX_RX0_N M P_RXN_ PX_RX M P_RXP_ PX_RX_N L P_RXN_ PX_RX L P_RXP_ PX_RX_N K P_RXN_ PX_RX K P_RXP_ PX_RX_N L P_RXN_ PX_RX L P_RXP_ PX_RX_N M P_RXN_ PX_RX M P_RXP_ PX_RX_N K P_RXN_ PX_RX K0 P_RXP_ PX_RX_N L0 P_RXN_ PX_RX L P_RXP_ PX_RX_N M P_RXN_ PX_RX M P_RXP_ PX_RX_N K P_RXN_ PX_RX K P_RXP_0 PX_RX_N L P_RXN_0 PX_RX0 L P_RXP_ PX_RX0_N M P_RXN_ PX_RX M P_RXP_ PX_RX_N K P_RXN_ PX_RX K P_RXP_ PX_RX_N L P_RXN_ PX_RX L P_RXP_ PX_RX_N M P_RXN_ PX_RX M P_RXP_ PX_RX_N L P_RXN_ PX_RX L PX_RX_N null PI XPR F-O00-N-_ MULTI-U I/O INTRF MIO0 P MIO N MIO N MIO N MIO M MIO M MIO P MIO N MIO N MIO M MIO0 L MIO L MIO0 MIO MIO MIO MIO MIO MIO MIO MIO MIO MIO0 MIO MIO_HYN R MIO_VYN R MIO_ P MIO_TL P MIO_LKOUT R MIO_LKOUT_N P MIO_LKIN M MIO_VRF L MIOL_PU_N L MIOL_P_VQ L MIO_HYN F MIO_VYN MIO_ MIO_TL MIO_LKOUT MIO_LKOUT_N MIO_LKIN MIO_VRF Y MIOL_PU_N Y MIOL_P_VQ Y M VT M MIO_LKIN 00 NV_0K_J R MIO_LKIN 00 NV_0K_J R MIO0 MIO MIO MIO MIO MIO MIO MIO MIO MIO MIO0 MIO MIO0 MIO MIO MIO MIO MIO MIO MIO MIO MIO MIO0 MIO MIO_HYN MIO_VYN MIO_ MIO_TL MIO_LKOUT MIO_LKOUT# MIO_LKIN MIO_VRF MIOL_PU_N TP MIL R MIOL_P_VQ TP MIL N_K_F 00 MIO_HYN MIO_VYN MIO_ MIO_TL MIO_LKOUT MIO_LKOUT# MIO_LKIN MIO_VRF MIO_PU_N MIO_P_VQ MIO0 MIO MIO MIO MIO MIO MIO MIO MIO MIO MIO0 TP MIL MIO0 MIO MIO MIO MIO MIO MIO TP MIL MIO MIO MIO0 MIO R NV_K_F 00 VRUN TP MIL VRUN TP MIL TP MIL TP MIL TP MIL TP0 MIL MIO_VYN TP MIL TP MIL TP MIL TP MIL TP MIL TP MIL R N_K_F 00 R N_K_F 00 VRUN N_0.U_V_M_ 00 R0 N_K_F 00 0 N_0.U_V_M_ 00 UH N N N N N N F N N F N N F N N F 0 N N F N N F N N F N0 N0 F N N N N N N N N N N H N N H N N J F N N J F N N J F N0 N00 J F N N0 K0 F N N0 K 0 N N0 K N N0 K N N0 L N N0 L N N0 M N N0 M N N_N M N0 N0 M N N0 N H N N N J0 N N N J N N N J N N P J N N P J0 N N P J N N P J N N R J N0 N R J N N0 R J N N R K N N R K N N R K N N R0 L N N R L N N T L N N T L N N T L N0 N T L N N0 T L N N U L N N U M N N U M N N U M N N U M0 N N V M N N V M N N V M N0 N V N N0 V N N V N N V0 N N V N N W N N W N N W 0 N N W N N Y N0 N Y N N0 Y N N Y 0 N N L0 N N N N M0 N 0 N N N N0 F-O00-N-_ null M VT M N N_N HON HI PRIION IN. O., LT. FOXONN P - R& ivision V (PI XPR) OF ize ocument Number Rev 0.0 M(MX-) ate: Thursday, July, 00 heet of

17 TVMO NT (0) MIO0 MIO TVMO 0 0 M 0 NT 0 PL RT MIO R N_K_J 00 MIO0 R NV_K_J 00 R NV_K_J 00 R N_K_J 00 VRUN M VT for M MVram In P_RXP[0..] P_RXP0 P_RXP P_RXP P_RXP 0 NV_0.U_V_Y_Y 00 NV_0.U_V_Y_Y TXP0 00 NV_0.U_V_Y_Y TXP 00 TXP NV_0.U_V_Y_Y 00 TXP TXP[0..] P_RXN[0..] P_RXN0 P_RXN P_RXN P_RXN NV_0.U_V_Y_Y 00 TXN0 NV_0.U_V_Y_Y 00 TXN NV_0.U_V_Y_Y 00 TXN NV_0.U_V_Y_Y 00 TXN TXN[0..] trap for R-ball 000 Mx Infineon 000 Mx Hynix 00 Mx amsung 00 Mx Infineon 00 Mx Hynix 0 Mx amsung UVNOR 0 (U YTM IO) (U XTRNL ROM) RM_F0 RM_F RM_F RM_F UVNOR MIO0 R N_K_J 00 MIO R NV_K_J 00 MIO R NV_K_J 00 MIO R0 NV_K_J 00 MIO R NV_K_J 00 R NV_K_J 00 R N_K_J 00 R N_NV_K_J00 R N_K_J 00 R N_K_J 00 P_RXP P_RXP P_RXP P_RXP P_RXP P_RXP P_RXP0 P_RXP P_RXP P_RXP NV_0.U_V_Y_Y 00 NV_0.U_V_Y_Y TXP 00 TXP NV_0.U_V_Y_Y 00 TXP NV_0.U_V_Y_Y 00 TXP 0 NV_0.U_V_Y_Y 00 TXP NV_0.U_V_Y_Y 00 TXP NV_0.U_V_Y_Y 00 TXP0 0 NV_0.U_V_Y_Y 00 TXP 0 NV_0.U_V_Y_Y 00 TXP NV_0.U_V_Y_Y 00 TXP P_RXN P_RXN P_RXN P_RXN P_RXN P_RXN P_RXN0 P_RXN P_RXN P_RXN NV_0.U_V_Y_Y 00 TXN 0 NV_0.U_V_Y_Y 00 TXN NV_0.U_V_Y_Y 00 TXN 0 NV_0.U_V_Y_Y 00 TXN NV_0.U_V_Y_Y 00 TXN 0 NV_0.U_V_Y_Y 00 TXN NV_0.U_V_Y_Y 00 TXN0 NV_0.U_V_Y_Y 00 TXN NV_0.U_V_Y_Y 00 TXN NV_0.U_V_Y_Y 00 TXN PNL I ONFI N MIO0 is used to set the PI xpress PLL termination enable. FULT "0" IO_PF[:0] 00 for X VT change to 00 M/M PI_VI[:0]="000"-> UR0 UR UR UR PX_PLL_N_TRM IO_PF0 IO_PF IO_PF PI_VI 0 PI_VI PI_VI PI_VI MIO R N_0K_J 00 MIO R N_0K_J 00 MIO R N_0K_J 00 MIO R0 N_0K_J 00 MIO0 R NV_K_J 00 MIO R N_NV_K_J 00 MIO R0 NV_K_J 00 MIO R NV_K_J 00 MIO R NV_K_J 00 MIO R NV_K_J 00 MIO R NV_K_J 00 MIO R N_K_J 00 R N_0K_J 00 R N_0K_J 00 R N_0K_J 00 R N_0K_J 00 R N_K_J 00 R NV_K_J 00 R0 N_NV_K_J 00 R N_K_J 00 R N_K_J 00 R N_K_J 00 R N_K_J 00 R0 NV_K_J 00 P_RXP P_RXP NV_0.U_V_Y_Y 00 TXP NV_0.U_V_Y_Y 00 TXP P_RXN P_RXN NV_0.U_V_Y_Y 00 TXN NV_0.U_V_Y_Y 00 TXN RYTL 0 (M Hz) MIO MIO rystal 0 MHz 0.MHz 0 0.MHz Preserved RYTL 0 RYTL MIO R NV_K_J 00 MIO R N_K_J 00 R N_K_J 00 R NV_K_J 00 MIO0 MIO MIO MIO MIO MIO MIO MIO MIO MIO MIO0 MIO0 MIO MIO MIO MIO MIO MIO MIO MIO MIO MIO0 MIO0 MIO MIO MIO MIO MIO MIO MIO MIO MIO0 MIO MIO0 MIO MIO MIO MIO MIO MIO MIO MIO MIO0 MIO ROM_TYP N 00 PRLLL 0 RIL_TF 0 RIL_TVF LP ROM_TYP 0 ROM_TYP MIO0 R N_K_J 00 R N_K_J 00 MIO_VYN R N_K_J 00 R N_K_J 00 MIO_VYN MIO_VYN TRP PIN for M/M HON HI PRIION IN. O., LT. FOXONN P - R& ivision V (PI-XPR/TRP) OF ize ocument Number Rev 0.0 M(MX-) ate: Thursday, July, 00 heet of

18 F[0:] FQM[..0] F0 F F F F F F F F F F0 F F F F F F F F F F0 F F F F F F F F F F0 F F F F F F F F F F0 F F F F F F F F F F0 F F F F F F F F F F0 F F F FQM0 FQM FQM FQM FQM FQM FQM FQM U N F0 M F N F L F K F K F J F J F P0 F N F N0 F0 N F L F L0 F J0 F L F H0 F K0 F H F F0 F H F0 F 0 F 0 F H F H F F J F F F F F0 F F F F F F F 0 F Y F 0 F M0 F0 F0 F J F J0 F J F K F M F L0 F F 0 F F0 0 F F F F F F F F H F F F0 F F F F M FQM0 M0 FQM 0 FQM F FQM FQM K0 FQM 0 FQM 0 FQM R(-ROUP) F_M0 F_M F_M F_M F_M F_M F_M F_M F_M F_M F_M0 F_M F_M F_M F_M F_M F_M F_M F_M F_M F_M0 F_M F_M F_M F_M F_M N F_LK0 F_LK0_N F_LK F_LK_N F_RFLK F_RFLK_N FQ_WP0 FQ_WP FQ_WP FQ_WP FQ_WP FQ_WP FQ_WP FQ_WP FQ_RN0 FQ_RN FQ_RN FQ_RN FQ_RN FQ_RN FQ_RN FQ_RN P U P U0 Y W W T V T T U W W0 T V V0 U R V T0 W R R0 P U Y P R Y L K L F H0 M K L F H F_ F_R# F_ F_ F_ F_ F_ F_ F_0# F_ F_# F_W# F_0 F_ F_ F_RT F_ F_0 F_K F_0 F_ F_ F_ F_ F_ F_ F_ F_LK0 F_LK0# F_LK F_LK# F_RFLK F_RFLK# FWQ0 FWQ FWQ FWQ FWQ FWQ FWQ FWQ FRQ0 FRQ FRQ FRQ FRQ FRQ FRQ FRQ U F_[0..] F[0:] F_[0..] F0 F_ F F0 F_M0 F_R# F_[..] F F F_M F_[..] F_ F F F_M F_ F_R# F F F_M F_ F_R# F_R# F_ F F F_M 0 F_ F_ F_ F_ F F F_M F_ F_ F_ F_0# F F F_M F_ F_0# F_0# F F F_M F F_0# F F F_M F0 F_ F0 F F_M F_# F_# F F0 F_M0 F_# F_W# F_W# F F F_M F_W# F_0 F_0 F F F_M F F_0 F F F_ F F F_M F F F_ F F F_M F_RT F_RT F F F F_M F_RT F F F0 F F_ F F0 F_M F_0 F_K F F F_M F_K F F F_M F_K F F 0 F_0 F F F_M F 0 F_ F F F_M0 F_ F F F_M 0 F_ F F F_M F_ F F F_M F_ F0 F F_M F_ F F0 F_M F TP0 TP MIL F F F_ F F N 0 F F MIL F F F_LK0 F_LK0 F_LK0 F F F_LK0 F_LK0# F_LK0# 0 F_LK0# F F F_LK0_N F F_LK F_LK F_LK F F F_LK F F_LK# F_LK# F_LK# F F F_LK_N F0 F F F0 TP MIL F_RFLK TP MIL F F F_RFLK TP MIL F F_RFLK# TP MIL F F F_RFLK_N F F F F F F FWQ0 FWQ[..0] FWQ[..0] F F FQ_WP0 F FWQ F F FQ_WP 0 FWQ F F FQ_WP FWQ F0 F FQ_WP FWQ F F0 FQ_WP FWQ WP0-WP R F F FQ_WP FWQ RN0-RN R WP0-WP R F F FQ_WP FWQ RN0-RN R F F FQ_WP F0 F F F F F F F F FRQ0 FRQ[..0] FRQ[..0] F F FQ_RN0 FRQ F0 F FQ_RN FRQ F F0 FQ_RN FRQ F F FQ_RN FRQ F F FQ_RN FRQ F FQ_RN FRQ FQM[..0] FQM0 FQ_RN FRQ FQM FQM0 FQ_RN F FQM FQM F FQM FQM FQM FQM FQM FQM F FQM FQM FQM FQM 0 FQM R(-ROUP) F_R# F_ F_ F_0# F-O00-N-_ null M VT M F-O00-N-_ null M VT M HON HI PRIION IN. O., LT. FOXONN P - R& ivision V (R) OF ize ocument Number Rev 0.0 M(MX-) ate: Thursday, July, 00 heet of

19 .V PX_V 0m(Internal ore Power) NV_.U_0V_Y_Y 00 lose to PX_V PX_IOV.V F PX_V PX_IOV m(frame uffer nalog Power) F L PX_IOV 0m (I/O Power) F NV_PLLV PX_IOV NV_PLLV T NV_0R-00MHZ_00 PX_IOV LMPN Place close to L PX_IOV NV_0.U_V_Y_Y NV_.U_.V_K N_000P_0V_K_ NV_0U_.V_M NV_0U_.V_M NV_U_V_K_ NV_0.U_V_M_ NV_0.U_V_M_ 00 00_XR 00 00_XR 00_XR PX_IOVQ PX_IOVQ PX_IOVQ NV_V PX_IOVQ PX_IOVQ.0V.(Internal logic core power) 0 0 PX_IOVQ NV_0.U_V_M_ NV_000P_0V_M_ NV_000P_0V_M_ PX_IOVQ F PX_IOVQ F PX_IOVQ F NV_0.U_V_M_ NV_0.U_V_M_ NV_0.U_V_M_ NV_0.U_V_M_ PX_IOVQ0 lose to F PX_IOVQ V K V K V N.V V N PX_V V N V N R circuit L 00m(nalog Power) PX_PLL_V V N F NVV_N PX_PLLV V_N N0 NV_0.0U_V_K_ 00 N_N 0NH_00 V P WL00NJ NV_.U_0V_Y_Y V P NV_0.U_V_M_ NV_000P_0V_M_ V0 P NV_0.U_V_M_ V P NV_0.U_V_M_ NV_0.U_V_M_ NV_0.U_V_M_ V P V R V R.V NIVII F suggest to use 000p capacitor V T V T PX_V V T V T L 0m(Power rail) PX_PLL_V NH_00 PX_PLLV NV_0.U_V_M_ NV_0.U_V_M_ NV_0.U_V_M_ NV_0.U_V_M_ NV_0.U_V_M_ WL00NJ NV_.U_0V_Y_Y NV_.U_0V_Y_Y NV_0.U_V_M_ NV_000P_0V_M_ V U 00 M VT V0 U V U PX_PLLN V U V U.0V V V NV_V V V V W (econdary internal core power) V W P0 V_LP V W T0 0 V_LP T V_LP V W NV_0U_.V_Y_Y NV_0.U_V_M_ NV_0.U_V_M_ NV_000P_0V_M_ U0 V_LP V0 W U V_LP V Y NV_000P_0V_M_ NV_000P_0V_M_ NV_000P_0V_M_ W0 V_LP V Y V Y VRUN V Y V Y 0m(.V Power rail PIO,I,PU IITL LOI) V Y0 P V_ 0 NV_0U_V_T V_ NV_0U_.V_M NV_0U_.V_M NV_0U_.V_M NV_U_0V_Y_Y NV_000P_0V_M_ V_ FU0L NV_U_0V_Y_Y NV_000P_0V_M_ NV_0.0U_V_M_ 00 V_ 00_XR 00_XR 00_XR V_ V_ H V_ J V_ K V_ L0 NV_N V_0 N U TP MIL NV_0.U_V_M_ NV_0.U_V_M_ NV_0.U_V_M_ NV_0.U_V_M_ NV_0.U_V_M_ L NV_N V_ N V TP MIL L NV_N V_ N V TP MIL M0 NV_N V_ N 0 TP0 MIL NV_N TP MIL N NV_N N W TP MIL NV_N VT only keep MIL TP NV_N N V TP MIL NV_N0 NV_N N N Y TP MIL MIL TP0 H NV_N.uF*,0.uF* NV_N N N0 W TP MIL MIL TP J NV_N MIL TP NV_N PIF N W TP MIL NV_N NV_N N N W TP MIL MIL TP M NV_N TP MIL NV_N N N V MIL TP0 M NV_N TP MIL NV_N N N Y MIL TP Y0 TP MIL NV_N N N F MIL TP F_PLLV TP MIL NV_N N N MIL TP U F_PLLV NV_N0 N N TP MIL MIL TP V F_VRF NV_N N N TP MIL MIL TP U TRP TP MIL MIL TP NV_N N0 N F TTMMLK U N N0 R N_NV_0K_J 00 0 NV_.U_0V_Y_Y 00 NV_U_V_K_ 00 NV_U_V_K_ 00 NV_0.U_V_M_ 00 lose to ball NV_0.U_V_M_ 00 U F-O00-N-_ null POWR M VT M M VT M Vendor recommand.v HON HI PRIION IN. O., LT. FOXONN P - R& ivision V (POWR) OF ize ocument Number Rev 0.0 M(MX-) ate: Thursday, July, 00 heet of

20 Follow F suggest the design guide table - and -. R underminated solution,so FVTT/FVQ/FV can connect together. for the power rails decoupling,fvtt/fv do not require caps decoupling. only FVQ power rail required. UI PX_V PX_V L NV_0-00MHZ_00 LMN NV_.U_0V_Y_Y 00 L 0m(Frame uffer nalog Power) NV_0.U_V_Y_Y 00 0m(Frame uffer nalog Power) F_PLLV F_PLLV FL_P_VQ FL_PU_N FL_TRM_N H H J0 J J J K K K K K K L M T U 0 K H J FVTT FVTT FVTT FVTT FVTT FVTT FVTT FVTT FVTT FVTT0 FVTT FVTT FVTT FVTT FVTT FVTT FVTT FVTT F_PLLV F_PLLN F_PLLV F_PLLN FL_P_VQ FL_PU_N FL_TRM_N POWR FV FV FV FV FV FV FV FV FV FV0 FV FV FV FV FV FV FV FV FV FV0 N FVQ FVQ FVQ FVQ FVQ FVQ FVQ FVQ FVQ FVQ0 FVQ FVQ FVQ FVQ FVQ FVQ FVQ FVQ FVQ FVQ0 FVQ FVQ FVQ FVQ 0 K F J M R V H H H H H H L L M M R R V V F_VRF _VRUN FVQ 00m(Frame uffer core power for I/O) NV_0.U_V_M_ 00 NV_0.U_V_M_ 00 0 NV_0.U_V_M_ 00 NV_0.U_V_M_ 00 NV_0.U_V_M_ 00 NV_0.U_V_M_ 00 NV_0.U_V_M_ 00 NV_.U_0V_Y_Y 00 NV_.U_0V_Y_Y 00 NV_0-00MHZ_00 LMN NV_.U_0V_Y_Y 00 NV_0.U_V_Y_Y 00 NV_0.U_V_M_ 00 NV_000P_0V_M_ 00 NV_000P_0V_M_ 00 NOT L,, unstuff for M VT M F-O00-N-_ null M VT M _VRUN R N_NV_.K_F 00 FL_P_VQ R NV_._F 00 FL_PU_N R NV_0._F 00 FL_TRM_N R NV_0._F 00 / Follow F suggest L_TRM_N is not used for R. M VT M _VRUN Vendor recommand,, NV_PWR_MIZR Q N_NV_N00PT R N_NV_.K_F 00 R N_NV_0K_F 00 F_VRF 00 N_NV_0.U_V_M_ M VT M HON HI PRIION IN. O., LT. FOXONN P - R& ivision V (POWR) OF ize ocument Number Rev 0.0 M(MX-) ate: Thursday, July, 00 heet 0 of

21 VRUN L VRUN VRUN NV_0R-00MHZ_00 LMPN R NV_ 00 0 NV_.U_0V_Y_Y 00 R NV_ 00 NV_.U_0V_Y_Y 00 0m NV_0.U_V_M_ 00 0m NV_0.U_V_M_ 00 NV_00P_V_K_ NV_0.U_V_M_ NV_0.U_V_M_ 00 0 NV_0.U_V_M_ 00 R N_0K_J isable RT,Populate R 00 VT N,VT Populate NV_.U_0V_Y_Y 00 MIO_V M M MIO_V R T U NV V 0 NV VRF H0 U MIO_VQ MIO_VQ MIO_VQ MIO_VQ MIO_VQ MIO_VQ MIO_VQ MIO_VQ MIO_VQ MIO_VQ _V RT _VRF IFP_PLLV IFP_PLLV IFP_PLLV 0m IFP_PLLN LV 0m0m IFP_IOV F IFP_IOV IFP_IOV F NV_000P_0V_M_ 00 NV_000P_0V_M_ 00 NV_0.U_V_M_ 00 L _VRUN NV_0R-00MHZ_00 LMPN Vendor recommand NV_.U_0V_Y_Y 00 L _VRUN NV_0R-00MHZ_00 LMPN NV_.U_0V_Y_Y 00 N_.U_0V_Y_Y 00 Vendor recommand:if it is no used, pull down R NV_0K_J 00 NV V NV VRF NV V NV VRF V R H _V TV _VRF _V TM _VRF POWR IFP_IOV TM IFP_IOV IFP_PLLV IFP_IOV IFP_IOV 0 IFP_PLLV 0MIL 0MIL TP TP Vendor recommand:if it is no used, pull down _VRUN 0m N_NV_.U_0V_Y_Y 00 TT L NV_0-00MHZ_00 LMN NV_.U_0V_Y_Y 00 0m 0 NV_0.U_V_M_ 00 R NV_0K_J 00 NV_000P_0V_M_ 00 NV_PLLV 0m 0m T U0 T0 PLLV IFP_PLLN 0 PLLN VI_PLLV F-O00-N-_ null M VT M R NV_0K_J 00 _VRUN 0m L NV_0-00MHZ_00 LMN 0m VI_PLLV NV VRF NV_0.0U_V_K_ 00 N_NV_.U_0V_Y_Y 00 NV_.U_0V_Y_Y 00 NV_0.U_V_M_ 00 NV_000P_0V_M_ 00 NV VRF 00 NV_0.0U_V_K_ 00 NV VRF 0 NV_0.0U_V_K_ 00 HON HI PRIION IN. O., LT. FOXONN P - R& ivision V (POWR) OF ize ocument Number Rev 0.0 M(MX-) ate: Thursday, July, 00 heet of

22 VRUN HP_L R NV_0K_J 00 HP_ R0 NV_0K_J 00 NV_I_L R NV_.K_J 00 NV_I_ R NV_.K_J 00 NV_I_L R NV_.K_J 00 NV_I_ R NV_.K_J 00 NV_I_L R NV_.K_J 00 NV_I_ R NV_.K_J 00 ROM interface can be N if not use. F uggest 0,0 unstuffed for X TTLK_OUT and TTLK_OUT# can be N for X,F suggest VRUN isable VI R NV_0K_J00 R NV_0K_J00 Vendor recommand NV_I_L NV_I_ MIL MIL TP MIL HP I HP_L HP_ NV_I_L NV_I_ NV_I_L NV_I_ NV_I_L NV_I_ ROM# ROM_O ROM_I ROM_LK IFP_VPRO 0 N_NV_0.0U_V_K_ 00 IFP_VPRO 0 N_NV_0.0U_V_K_ 00 MIL TP MIL F_U F_U TTMO RNV_0K_J 00 NV_JT_TK MIL TP MIL TP TP MIL TP MIL TP TP TP R NV_0K_J 00 R NV_0K_J 00 NV_JT_TM NV_JT_TI NV_JT_TO NV_JT_TRT# IH_L H IH_ I_LI I_ H TM I_L J I_ K RT I_L J I_ W M IFP_VPRO LV K IFP_VPRO M M F H J K K L L UF ROM_N ROM_O ROM_I ROM_LK PX_TTLK_OUT PX_TTLK_OUT_N F_U F_U TTMO JT_TK JT_TM JT_TI JT_TO JT_TRT_N (UMMY) VRUN (UMMY) M VT M 00 NV_XTLOUT (UMMY) R R N_NV_ R N_ 00 N_NV_ TRO R0 N_NV_ 00 R R R R N_NV_ N_ N_ N_NV_ R N_ 00 TT INL PIO I ROM F-O00-N-_ null NRL INL RYTL TRO PIO0 K PIO H PIO K PIO PIO PIO J PIO PIO K PIO PIO PIO0 H PIO F PIO XTLIN T XTLOUTUFF T XTLIN U XTLOUT T U WPRY 00 N_NV_0K_J R NV_PWR_MIZR NV_VI_T NV_PIO TP MIL NV_RJ TP0 MIL NV_LV_N# NV_LV_N# NV_INV_N NV_INV_N V_PIO V_PIO V_PIO TP MIL NV_PIO TP MIL R0 NV_PIO THRM_LRT#PIO NV_K_J TP NV_PWR_MIZR 0,, 00 NV_RT_TL M VT M NV_PIO TP MIL TP MIL N_P_0V_K_N R NV_K_J 00 U close to R O-IMM THRMN J NV_THRMN 0 _H0-0PT N_00P_0V_K_ NV_THRMP 00 THRMP K close to V VT NV_00P_0V_K_ 00 UFRT_N F UFRT# TP MIL close to thermal I WPRY_ N N N N M TP MIL VRUN MMTRPL MMTRPL TP MIL TP MIL H MMTRPL TP0 MIL H MMTRPL0 TP0 MIL M VT M Y N_MHZ_0P_0PPM ITTI_L N_P_0V_K_N Vendor recommand 00 N_NV_0.U_V_M_ M VT R XTLIN XTLOUTUFF 00 NV_ NV_XTLIN R MHz_non_spread_ NV_ N_NV_.U_0V_Y_Y VRUN THRM_LRT#PIO MHz_spread XP_ XTLOUTUFF_R FRQ0_ XP KIN V_LK_V FRQ_ FRQ0 V N FRQ V VMOUT N KOUT N J R U 00 N_NV_MPNF---JN-R R Input FRQ. Range N_NV_0K_J FRQ0 FRQ 00 Place near L L 0~0 MHz (UMMY) L H ~ MHz K I (U) H L ~ MHz H H 0~0 MHz N : H-> ON L-> OFF XP : H->Normal L->Power own R R 00 NV_0_F R 00 NV_0_F N_NV_000P_0V_M_ heck pec. PIO0 PIO PIO PIO PIO PIO PIO PIO PIO PIO PIO0 I/O PIO PIO XTLIN M bus ddress : 0000() For FM THRM# N F_lert# - LRT# M_THRM_T M_THRM_LK V L I/O I I O O O O O O I O O O U FM(VRIION:0.P) R0.K_J 00 Inter pull low Yes Yes Yes No MHz_non_spread hortest stub. Place near PU 00 N J R R N_0K_J 00 XTLOUTUFF PIO TL NV_VI_T 00 NV_00K_J R VI Hot Plug etect 0 (HP0) Hot Plug etect (HP) Panel rightness (PWM) Panel Power R 00 PH in page R_LRT_#, M_THRM_T, M_THRM_LK, Update New version HON HI PRIION IN. O., LT. FOXONN P - R& ivision V (POWR) OF ize ocument Number Rev 0.0 M(MX-) ctive High ctive Low Yes Panel acklight On/Off ctive High Yes PU Voltage TL0 H: NV=.V Yes PU Voltage TL H: NV=.0V Yes MM VI No Thermal lert ctive Low No(Low) Fan control. upport either PWM or on/off No vailable for general use. No(Low) Rset switch control. H:VIO(.) L:HTV(.) No vailable for general use. 0.U_V_M_ 00 R0 N_0K_J 00 ate: Thursday, July, 00 heet of

Title of Schematics Page ICH8-M( GND) 5/5 SATA HDD/CD-ROM EC+KBC Flash ROM/XBUS

Title of Schematics Page ICH8-M( GND) 5/5 SATA HDD/CD-ROM EC+KBC Flash ROM/XBUS Page 0 0 0 0 0 0 0 0 0 0 0 0 of chematics Page chematics Page Index lock iagram Merom(HOT U) / Merom(HOT U) / Merom(Power/nd) / LOK N restline (HOT) / restline (MI) / restline (RPHI) / restline (RII) /

Διαβάστε περισσότερα

Schematics Page Index (Title / Revision / Change Date)

Schematics Page Index (Title / Revision / Change Date) Page 0 0 0 0 0 0 0 0 0 0 0 0 0 of chematics Page chematics Page Index lock iagram LOK N (K0) MROM(HOT U) / MROM(HOT U) / MROM(Power/nd) / restline (HOT) / restline (MI) / restline (RPHI) / restline (RII)

Διαβάστε περισσότερα

Schematics Page Index (Title / Revision / Change Date) Rev.

Schematics Page Index (Title / Revision / Change Date) Rev. Page 0 0 0 0 0 0 0 0 0 0 0 0 0 of chematics Page Index page LOK IRM LOK EN (LL) Penryn(HOT U) / Penryn(HOT U) / Penryn(HOT U) / antiga (HOT) / antiga (MI) / antiga (RPHI) / antiga (RII) / antiga (POWER,V)

Διαβάστε περισσότερα

Page. 49 VRAM(BYPASS) 50 SDVO TO LVDS 51 LVDS-Inverter

Page. 49 VRAM(BYPASS) 50 SDVO TO LVDS 51 LVDS-Inverter Page 0 0 0 0 0 0 0 0 09 0 9 0 9 0 9 of chematics Page Index Page lock iagram(ystem) LOK N PU HOT / PU THRML / PU POWR / aglelake HOT/PI- / aglelake V/MI / aglelake RII H / aglelake RII H / aglelake POWR

Διαβάστε περισσότερα

Intel CPU. Penryn SV 3,4,5. FSB 800/1066MHz. Cantiga-PM. nvidia INTEGRATED GRAHPICS LVDS, CRT I/F. PCIE x 16 6,7,8,9,10,11 C-LINK INTEL ICH9-M

Intel CPU. Penryn SV 3,4,5. FSB 800/1066MHz. Cantiga-PM. nvidia INTEGRATED GRAHPICS LVDS, CRT I/F. PCIE x 16 6,7,8,9,10,11 C-LINK INTEL ICH9-M /MM M/M Pro/x RJ ONN RJ ONN LIN OUT MI IN INTRNL MI VIT lock iagram lock enerator ILPR RII /00 lot 0 RII /00 Realtek RT lot Realtek RTL0-R 0/00 MOM MOM X0-Z H UIO O X0-Z RII /00 hannel R II /00 hannel

Διαβάστε περισσότερα

Spears Intel UMA Block Diagram

Spears Intel UMA Block Diagram pears Intel UM lock iagram 00/0/ PU / IL LK N ILPR Intel PU Merom M F:MHz/00MHz,, Project code :.W00.00 P P/N : 0 Revision : - INPUT OUTPUT TOUT _OR YTM / TP R RT RT INPUT OUTPUT Host U /MHz LV L TOUT

Διαβάστε περισσότερα

2 HBU Intel UMA Block Diagram. Intel CPU. Penryn SV 3,4,5. FSB 800/1066MHz RGB CRT. Cantiga-GM/GL AGTL+ CPU I/F

2 HBU Intel UMA Block Diagram. Intel CPU. Penryn SV 3,4,5. FSB 800/1066MHz RGB CRT. Cantiga-GM/GL AGTL+ CPU I/F /MM M/M Pro/x RJ ONN RJ ONN LIN OUT MI IN INTRNL MI HU- Intel UM lock iagram lock enerator ILPR RII /00 lot 0 RII /00 Realtek RT lot Realtek RTL0T 0/00 MOM MOM X0-Z H UIO O X0-Z RII /00 hannel R II /00

Διαβάστε περισσότερα

Electrical Specifications at T AMB =25 C DC VOLTS (V) MAXIMUM POWER (dbm) DYNAMIC RANGE IP3 (dbm) (db) Output (1 db Comp.) at 2 f U. Typ.

Electrical Specifications at T AMB =25 C DC VOLTS (V) MAXIMUM POWER (dbm) DYNAMIC RANGE IP3 (dbm) (db) Output (1 db Comp.) at 2 f U. Typ. Surface Mount Monolithic Amplifiers High Directivity, 50Ω, 0.5 to 5.9 GHz Features 3V & 5V operation micro-miniature size.1"x.1" no external biasing circuit required internal DC blocking at RF input &

Διαβάστε περισσότερα

DC-DC Constant Current Step-Down LED driver LDD-300L LDD-350L LDD-500L LDD-600L LDD-700L CURRENT RANGE

DC-DC Constant Current Step-Down LED driver LDD-300L LDD-350L LDD-500L LDD-600L LDD-700L CURRENT RANGE SPECIFICATION ORDER NO. LDD-00L LDD-0L LDD-00L LDD-00L LDD-700L CURRENT RANGE 00mA 0mA 00mA VOLTAGE RANGE Note. ~ VDC for LDD-00~700L/LW ; ~ 8VDC for LDD-00~700LS CURRENT ACCURACY (Typ.) ±% at VDC input

Διαβάστε περισσότερα

DC-DC Constant Current Step-Down LED driver LDD-300L LDD-350L LDD-500L LDD-600L LDD-700L CURRENT RANGE

DC-DC Constant Current Step-Down LED driver LDD-300L LDD-350L LDD-500L LDD-600L LDD-700L CURRENT RANGE SPECIFICATION ORDER NO. LDD-00L LDD-0L LDD-00L LDD-00L LDD-700L CURRENT RANGE 00mA 0mA 00mA 00mA VOLTAGE RANGE Note. ~ VDC for LDD-00~700L/LW ; ~ 8VDC for LDD-00~700LS CURRENT ACCURACY (Typ.) ±% at VDC

Διαβάστε περισσότερα

COMPONENTS LIST BASE COMPONENTS

COMPONENTS LIST BASE COMPONENTS ITLIN TEHNOLOGY grifo PPENIX : R SSEMLY The GP F can be ordered in two different mode: completely mounted, tested and ready to use or in assembly kit. In this final condition the user can directly use

Διαβάστε περισσότερα

Surface Mount Multilayer Chip Capacitors for Commodity Solutions

Surface Mount Multilayer Chip Capacitors for Commodity Solutions Surface Mount Multilayer Chip Capacitors for Commodity Solutions Below tables are test procedures and requirements unless specified in detail datasheet. 1) Visual and mechanical 2) Capacitance 3) Q/DF

Διαβάστε περισσότερα

Series AM2DZ 2 Watt DC-DC Converter

Series AM2DZ 2 Watt DC-DC Converter s Single output FEATURES: RoHS Compliant Operating temperature -40 o C to + 85 o C Low ripple and noise Pin compatible with multiple manufacturers High efficiency up to 82% Input / Output Isolation 1000,3000,

Διαβάστε περισσότερα

15W DIN Rail Type DC-DC Converter. DDR-15 series. File Name:DDR-15-SPEC

15W DIN Rail Type DC-DC Converter. DDR-15 series. File Name:DDR-15-SPEC DIN Rail Type DC-DC Converter ± : DIN Rail Type DC-DC Converter SPECIFICATION MODEL OUTPUT INPUT PROTECTION ENVIRONMENT SAFETY & EMC (Note 5) OTHERS DC VOLTAGE RATED CURRENT CURRENT RANGE RATED POWER RIPPLE

Διαβάστε περισσότερα

RSDW08 & RDDW08 series

RSDW08 & RDDW08 series /,, MODEL SELECTION TABLE INPUT ORDER NO. INPUT VOLTAGE (RANGE) NO LOAD INPUT CURRENT FULL LOAD VOLTAGE CURRENT EFFICIENCY (Typ.) CAPACITOR LOAD (MAX.) RSDW08F-03 344mA 3.3V 2000mA 80% 2000μF RSDW08F-05

Διαβάστε περισσότερα

15W DIN Rail Type DC-DC Converter. DDR-15 s e r i e s. File Name:DDR-15-SPEC

15W DIN Rail Type DC-DC Converter. DDR-15 s e r i e s. File Name:DDR-15-SPEC DIN Rail Type DC-DC Converter ± : DIN Rail Type DC-DC Converter SPECIFICATION MODEL OUTPUT INPUT PROTECTION ENVIRONMENT SAFETY & EMC (Note 5) OTHERS NOTE DC VOLTAGE RATED CURRENT CURRENT RANGE RATED POWER

Διαβάστε περισσότερα

Thermal Sensor LM26 5. Keyboard Light 12.1'' XGA LCD 19 LVDS CRT SELECTION RGB CRT USB 2.0 CH3 RICOH R5C847 IEEE1394 CONN. Cardbus + SD Card +

Thermal Sensor LM26 5. Keyboard Light 12.1'' XGA LCD 19 LVDS CRT SELECTION RGB CRT USB 2.0 CH3 RICOH R5C847 IEEE1394 CONN. Cardbus + SD Card + March ' Thermal ensor MX0 LM I us / M us us witch I HP OUT MI ONN for ali Int. MI for K- MI IN Mus UNUFFR R OIMM Normal ocket 00-PIN R OIMM UNUFFR R OIMM Reverse ocket T H OP MP MX99 9 H UIO O 9JP,, M

Διαβάστε περισσότερα

FOXCONN. Schematics Page Index (Title / Revision / Change Date) Title of Schematics Page. Project Code & Schematics Subject: PCB P/N:

FOXCONN. Schematics Page Index (Title / Revision / Change Date) Title of Schematics Page. Project Code & Schematics Subject: PCB P/N: Page 0 0 0 0 0 0 0 0 09 0 9 0 9 0 9 0 chematics Page Index ( / Revision / hange ate) of chematics Page Page chematics Page Index LOK IRM N (MI,PE,FI) N (LK,MI,JT) N (R) N (POWER) N (RPHI POWER) 9 N (N)

Διαβάστε περισσότερα

Visual Systems Division Technical Bulletin MultiSync MT820/MT1020 Installation Data Desk Top and Ceiling Mount

Visual Systems Division Technical Bulletin MultiSync MT820/MT1020 Installation Data Desk Top and Ceiling Mount Visual Systems ivision ontents Notes and Formulas Page 1 Projection istances and Screen Sizes eiling Mount (Lens Wide) Page 2 eiling Mount (Lens Telephoto) Page 3 esktop Setup (Lens Wide) Page 4 esktop

Διαβάστε περισσότερα

NEC Silicon RFIC Amplifiers Low Power, Wideband & SiGe/SiGeC

NEC Silicon RFIC Amplifiers Low Power, Wideband & SiGe/SiGeC NEC Silicon RFIC Amplifiers Low Power, Wideband & SiGe/SiGeC Low Power Amplifiers ELECTRICAL CHARACTERISTICS (TA = 25 C) Range VCC ICC NF Gain RLIN RLOUT PdB ISOL @ 3dB (V) (ma) (dbm) Part down Package

Διαβάστε περισσότερα

Monolithic Crystal Filters (M.C.F.)

Monolithic Crystal Filters (M.C.F.) Monolithic Crystal Filters (M.C.F.) MCF (MONOLITHIC CRYSTAL FILTER) features high quality quartz resonators such as sharp cutoff characteristics, low loss, good inter-modulation and high stability over

Διαβάστε περισσότερα

SERIES DATASHEET INDUCTORS RF INDUCTORS (MRFI SERIES)

SERIES DATASHEET INDUCTORS RF INDUCTORS (MRFI SERIES) SERIES DATASHEET INDUCTORS RF INDUCTORS (MRFI SERIES) (8) 95-8365 venkel.com Features: RoHS Compliant and Halogen Free Good Q values High SRF range: 1nH to 47uH Tolerance: ±.2nH, ±.3nH, ±2%, ±5%, ±1% High

Διαβάστε περισσότερα

Digital motor protection relays

Digital motor protection relays Digital motor protection relays Specification DMP -S & DMP -Sa DMP -T & DMP -Ta Model No. DMP06-S/Sa DMP60-S/Sa DMP06-T/Ta DMP60-T/Ta Wiring Screw type Tunnel type Panel mount Unit or Extension Note1)

Διαβάστε περισσότερα

SPBW06 & DPBW06 series

SPBW06 & DPBW06 series /,, MODEL SELECTION TABLE INPUT ORDER NO. INPUT VOLTAGE (RANGE) NO LOAD INPUT CURRENT FULL LOAD VOLTAGE CURRENT EFFICIENCY (TYP.) CAPACITOR LOAD (MAX.) SPBW06F-03 310mA 3.3V 0 ~ 1500mA 81% 4700μF SPBW06F-05

Διαβάστε περισσότερα

ULX Wireless System USER GUIDE SUPPLEMENT RENSEIGNEMENT SUPPLÉMENTAIRES INFORMACION ADICIONAL. M1 ( MHz)

ULX Wireless System USER GUIDE SUPPLEMENT RENSEIGNEMENT SUPPLÉMENTAIRES INFORMACION ADICIONAL. M1 ( MHz) ULX Wireless System USER GUIDE SUPPLEMENT RENSEIGNEMENT SUPPLÉMENTAIRES INFORMACION ADICIONAL M1 (662 698 MHz) 2003, Shure Incorporated 27B8733A (Rev. 4) Printed in U.S.A. SPECIFICATIONS ULX1 Transmitter

Διαβάστε περισσότερα

Current Sensing Chip Resistor SMDL Series Size: 0201/0402/0603/0805/1206/1010/2010/2512/1225/3720/7520. official distributor of

Current Sensing Chip Resistor SMDL Series Size: 0201/0402/0603/0805/1206/1010/2010/2512/1225/3720/7520. official distributor of Product: Current Sensing Chip Resistor SMDL Series Size: 0201/0402/0603/0805/1206/1010/2010/2512/1225/3720/7520 official distributor of Current Sensing Chip Resistor (SMDL Series) 1. Features -3 Watts

Διαβάστε περισσότερα

65W PWM Output LED Driver. IDLV-65 series. File Name:IDLV-65-SPEC

65W PWM Output LED Driver. IDLV-65 series. File Name:IDLV-65-SPEC ~ A File Name:IDLV65SPEC 07050 SPECIFICATION MODEL OUTPUT OTHERS NOTE DC VOLTAGE RATED CURRENT RATED POWER DIMMING RANGE VOLTAGE TOLERANCE PWM FREQUENCY (Typ.) SETUP TIME Note. AUXILIARY DC OUTPUT Note.

Διαβάστε περισσότερα

RF series Ultra High Q & Low ESR capacitor series

RF series Ultra High Q & Low ESR capacitor series RF series Ultra High Q & Low ESR capacitor series FAITHFUL LINK Features Application» High Q and low ESR performance at high frequency» Telecommunication products & equipments:» Ultra low capacitance to

Διαβάστε περισσότερα

RT-178 / ARC-27 All schematics

RT-178 / ARC-27 All schematics RT / ARC All schematics J I K P0 L A B M C P N D O E H G F P0 RT /ARC F L P0 A C D G J M P S B E K R H N SQ OFF GUARD REC MOD I k I B E i DRVR I g FINAL I g I ant SQ OFF MAIN REC SENS PHONE METER MIC SENS

Διαβάστε περισσότερα

Current Sense Metal Strip Resistors (CSMS Series)

Current Sense Metal Strip Resistors (CSMS Series) Features: Range: 1mΩ to 100mΩ Low TCR as low as 75PPM High power rating Custom Values available RoHS Compliant and Halogen Free Operating Temperature: -55 C to +170 C Part Number Structure CSMS 0805 -

Διαβάστε περισσότερα

± 20% (rated cap. [µf] ) 1000 Leakage Current: For capacitance values > 33000µF, add the value of:

± 20% (rated cap. [µf] ) 1000 Leakage Current: For capacitance values > 33000µF, add the value of: TS-UP Series 85 C, 3000 hours Compact size for general purpose and industrial applications 2 and 3 pin versions available 20mm lengths for low profile applications RoHS Compliant Rated Working Voltage:

Διαβάστε περισσότερα

NMBTC.COM /

NMBTC.COM / Common Common Vibration Test:... Conforms to JIS C 60068-2-6, Amplitude: 1.5mm, Frequency 10 to 55 Hz, 1 hour in each of the X, Y and Z directions. Shock Test:...Conforms to JIS C 60068-2-27, Acceleration

Διαβάστε περισσότερα

+3V3 Supply. +3V0 Flash + VCCPGMy +2V5 FPGA VCC + FPGA I/O +1V1 FPGA Core. Overview. abaxor engineering GmbH

+3V3 Supply. +3V0 Flash + VCCPGMy +2V5 FPGA VCC + FPGA I/O +1V1 FPGA Core. Overview. abaxor engineering GmbH 6 7 8 Supply +V0 Flash + PGMy +V FPG + FPG I/O +V FPG ore Overview 6 7 8 6 7 8 I0NK_ IO H IO P IO L IO J VRFN0 N IO/IFFIO_TX_L9N/IFFOUT_L9N IO/IFFIO_RX_L0N/IFFOUT_L0N/QL J IO/IFFIO_TX_L9P/IFFOUT_L9P/QL

Διαβάστε περισσότερα

MIL-DTL Micro-D Connector R04J Series Straight to PCB Type

MIL-DTL Micro-D Connector R04J Series Straight to PCB Type MIL-TL-353 Micro- onnector R4J Series Straight to P Type Specication MIL-TL-353 Micro- onnector nvironment temperature: ~ Vibration: Hz~Hz, 6m/s Random vibration: Power spectrum density.4g Hz root mean

Διαβάστε περισσότερα

Siemens AG Rated current 1FK7 Compact synchronous motor Natural cooling. I rated 7.0 (15.4) 11.5 (25.4) (2.9) 3.3 (4.4)

Siemens AG Rated current 1FK7 Compact synchronous motor Natural cooling. I rated 7.0 (15.4) 11.5 (25.4) (2.9) 3.3 (4.4) Synchronous motors Siemens 2009 FK7 Compact motors Nural cooling Selection and ordering da Red speed Shaft height n red S P red ΔT=00 K rpm kw (P) Red power Stic torque M 0 ΔT=00 K Red torque ) M red ΔT=00

Διαβάστε περισσότερα

Aluminum Electrolytic Capacitors

Aluminum Electrolytic Capacitors Aluminum Electrolytic Capacitors Snap-In, Mini., 105 C, High Ripple APS TS-NH ECE-S (G) Series: TS-NH Features Long life: 105 C 2,000 hours; high ripple current handling ability Wide CV value range (47

Διαβάστε περισσότερα

Long 3000 hour life at 105 C with high ripple current capability 2 and 3 pin versions available Can vent construction

Long 3000 hour life at 105 C with high ripple current capability 2 and 3 pin versions available Can vent construction TS-HA/HB Series 105 C, 3000 hours Long 3000 hour life at 105 C with high ripple current capability 2 and 3 pin versions available Can vent construction RoHS Compliant Rated Working Voltage: Operating Temperature:

Διαβάστε περισσότερα

Applications. 100GΩ or 1000MΩ μf whichever is less. Rated Voltage Rated Voltage Rated Voltage

Applications. 100GΩ or 1000MΩ μf whichever is less. Rated Voltage Rated Voltage Rated Voltage Features Rated Voltage: 100 VAC, 4000VDC Chip Size:,,,,, 2220, 2225 Electrical Dielectric Code EIA IEC COG 1BCG Applications Modems LAN / WAN Interface Industrial Controls Power Supply Back-Lighting Inverter

Διαβάστε περισσότερα

Summary of Specifications

Summary of Specifications Snap Mount Large High CV High Ripple 85 C Temperature The series capacitors are the standard 85 C, large capacitance, snap-in capacitors from United Chemi-Con. The load life for the series is 2,000 hours

Διαβάστε περισσότερα

Multilayer Chip Inductor

Multilayer Chip Inductor Features -Monolithic structure for high reliability -High self-resonant frequency -Excellent solderability and high heat resistance Construction Applications -RF circuit in telecommunication and other

Διαβάστε περισσότερα

SMD Power chokes- SPD Series SPD series chokes For High Current Use

SMD Power chokes- SPD Series SPD series chokes For High Current Use SMD Power chokes- SPD Series SPD series chokes For High Current Use Features 1.Shielded construction. 2.High current rating up to DC Amp 3.High frequency range up to 5.MHz 4.Ultra low buzz noise, due to

Διαβάστε περισσότερα

CSR series. Thick Film Chip Resistor Current Sensing Type FEATURE PART NUMBERING SYSTEM ELECTRICAL CHARACTERISTICS

CSR series. Thick Film Chip Resistor Current Sensing Type FEATURE PART NUMBERING SYSTEM ELECTRICAL CHARACTERISTICS FEATURE Operating Temperature: -55 ~ +155 C 3 Watts power rating in 1 Watt size, 1225 package High purity alumina substrate for high power dissipation Long side terminations with higher power rating PART

Διαβάστε περισσότερα

QUICKTRONIC PROFESSIONAL QTP5

QUICKTRONIC PROFESSIONAL QTP5 osram.com QUICKTRONIC PROFESSIONA QTP5 ECG for T5/ 16mm, T8/ 26mm, DUUX fluorescent lamps QTP5 i.e. UMIUX T5 HO ES 01 Product Features: Up to 100.000 hours lifetime 1 amp start with optimized filament

Διαβάστε περισσότερα

DISPLAY SUPPLY: FILTER STANDBY

DISPLAY SUPPLY: FILTER STANDBY ircuit iagrams and PW Layouts. ircuit iagrams and PW Layouts J.0 P. 0 isplay Supply P: ilter Standby MNS NPUT -Vac 00 P-V- V_OT 0 0 0 0 0 0 0 0 SPLY SUPPLY: LT STNY 0 M0 V 0 T,/0V MSU -VOLTS NOML... STNY

Διαβάστε περισσότερα

BM1385. Bitcoin Hash ASIC Datasheet. Bitmain Technologies Limited

BM1385. Bitcoin Hash ASIC Datasheet. Bitmain Technologies Limited BM1385 Bitcoin Hash ASIC Datasheet Bitmain Technologies Limited Page 1 of 14 Contents Contents... 1 Revision History... 2 1 Overview... 3 1.1 Features... 3 1.2 Applications... 3 2 Pin Description... 4

Διαβάστε περισσότερα

Thin Film Chip Inductor

Thin Film Chip Inductor Scope -Viking s 0201 and 0402 series inductor is a photo lithographically etched single layer ceramic chip. Viking s design provides high, excellent Q, and superior temperature stability. This highly stable

Διαβάστε περισσότερα

MOSFETs. MOSFETs. High Voltage MOSFET (THD Type) Max. Ratings R DS(ON) ( ) Q g (nc) Outline (Unit: mm) Type No.

MOSFETs. MOSFETs. High Voltage MOSFET (THD Type)   Max. Ratings R DS(ON) ( ) Q g (nc) Outline (Unit: mm) Type No. MOFETs High age MOFET (TH Type) Ratings R (ON) ( ) Q g (nc) BV I P (W) V I V KMB050N60P 60 50 1 0.018 0.022 10 25 32 10 KMB075N75P 75 75 190 0.013 0.017 10 37.5 85 10 KHB95NP 0 9.5 72 0.29 0.36 10 4.75

Διαβάστε περισσότερα

AC Main Power Power supply Universal, Single Phase, Bi-Phase or Three Phase acceptance, switching mode with PFC Operating voltage 85 V V

AC Main Power Power supply Universal, Single Phase, Bi-Phase or Three Phase acceptance, switching mode with PFC Operating voltage 85 V V X8 DSP + DANTE General Χ 2 Ω 4 Ω 8 Ω 4 Ω 8 Ω 5200 W 3000 W 1600 W 10400W 6000W Max output voltage current 175 Vpeak 130 Apeak AC Main Power Power supply Universal Single Phase Bi-Phase or Three Phase acceptance

Διαβάστε περισσότερα

65W PWM Output LED Driver. IDPV-65 series. File Name:IDPV-65-SPEC

65W PWM Output LED Driver. IDPV-65 series. File Name:IDPV-65-SPEC IDPV65 series ~ A File Name:IDPV65SPEC 07060 IDPV65 series SPECIFICATION MODEL OUTPUT OTHERS NOTE DC VOLTAGE RATED CURRENT RATED POWER DIMMING RANGE VOLTAGE TOLERANCE PWM FREQUENCY (Typ.) SETUP TIME Note.

Διαβάστε περισσότερα

Instruction Execution Times

Instruction Execution Times 1 C Execution Times InThisAppendix... Introduction DL330 Execution Times DL330P Execution Times DL340 Execution Times C-2 Execution Times Introduction Data Registers This appendix contains several tables

Διαβάστε περισσότερα

Anti-Corrosive Thin Film Precision Chip Resistor (PR Series)

Anti-Corrosive Thin Film Precision Chip Resistor (PR Series) (PR Series) Features -Long term life stability and demonstrated the Anti Corrosion claims -Special passivated NiCr film for Anti-Acid and Anti-Damp -Tight tolerance down to ±0.1% -Extremely low TCR down

Διαβάστε περισσότερα

SMC SERIES Subminiature Coaxial Connectors

SMC SERIES Subminiature Coaxial Connectors SERIES Subminiature Coaxial Connectors FEATURES Subminiature coaxial connectors with 50 Ω impedance for applications up to 10 GHz. (screw on mechanism)fulfills the subminiature coaxial connector requirement

Διαβάστε περισσότερα

GAUGE BLOCKS. Grade 0 Tolerance for the variation in length. Limit deviation of length. ± 0.25μm. 0.14μm ±0.80μm. ± 1.90μm. ± 0.40μm. ± 1.

GAUGE BLOCKS. Grade 0 Tolerance for the variation in length. Limit deviation of length. ± 0.25μm. 0.14μm ±0.80μm. ± 1.90μm. ± 0.40μm. ± 1. GAUGE BLOCKS Accuracy according to ISO650 Nominal length (mm) Limit deviation of length Grade 0 Tolerance for the variation in length Grade Grade Grade Grade 2 Limit deviations of Tolerance for the Limit

Διαβάστε περισσότερα

0.635mm Pitch Board to Board Docking Connector. Lead-Free Compliance

0.635mm Pitch Board to Board Docking Connector. Lead-Free Compliance .635mm Pitch Board to Board Docking Connector Lead-Free Compliance MINIDOCK SERIES MINIDOCK SERIES Features Specifications Application.635mm Pitch Connector protected by Diecasted Zinc Alloy Metal Shell

Διαβάστε περισσότερα

Multilayer Ceramic Chip Capacitors

Multilayer Ceramic Chip Capacitors FEATURES X7R, X6S, X5R AND Y5V DIELECTRICS HIGH CAPACITANCE DENSITY ULTRA LOW ESR & ESL EXCELLENT MECHANICAL STRENGTH NICKEL BARRIER TERMINATIONS RoHS COMPLIANT SAC SOLDER COMPATIBLE* PART NUMBER SYSTEM

Διαβάστε περισσότερα

ΨΗΦΙΑΚΟ ΠΕ ΙΟΜΕΤΡΟ TRIMAX SM 2500

ΨΗΦΙΑΚΟ ΠΕ ΙΟΜΕΤΡΟ TRIMAX SM 2500 ΨΗΦΙΑΚΟ ΠΕ ΙΟΜΕΤΡΟ TRIMAX SM 2500 ΤΕΧΝΙΚΟ ΕΓΧΕΙΡΙ ΙΟ www.trimaxmeters.com Παρακαλούµε διαβάστε το εγχειρίδιο αυτό προσεκτικά πριν χρησιµοποιήσετε το πεδιόµετρο για πρώτη φορά. Τα τεχνικά χαρακτηριστικά

Διαβάστε περισσότερα

1000 VDC 1250 VDC 125 VAC 250 VAC J K 125 VAC, 250 VAC

1000 VDC 1250 VDC 125 VAC 250 VAC J K 125 VAC, 250 VAC Metallized Polyester Film Capacitor Type: ECQE(F) Non-inductive construction using metallized Polyester film with flame retardant epoxy resin coating Features Self-healing property Excellent electrical

Διαβάστε περισσότερα

Current Sensing Chip Resistor

Current Sensing Chip Resistor Features -3 atts power rating in 1 att size, 1225 package -Low CR of ±100 PPM/ C -Resistance values from 1m to 1 ohm -High purity alumina substrate for high power dissipation -Long side terminations with

Διαβάστε περισσότερα

Replacement Guide. Wilo Circulators for Heating and Secondary Hot Water Circulation. Pioneering for You

Replacement Guide. Wilo Circulators for Heating and Secondary Hot Water Circulation. Pioneering for You Replacement Guide Wilo Circulators for Heating and Secondary Hot Water Circulation 2013 Pioneering for You Grundfos Single pumps Wilo new High-efficiency pumps infinitely variable, 1~230V, 50Hz Stratos

Διαβάστε περισσότερα

SPEEDO AQUABEAT. Specially Designed for Aquatic Athletes and Active People

SPEEDO AQUABEAT. Specially Designed for Aquatic Athletes and Active People SPEEDO AQUABEAT TM Specially Designed for Aquatic Athletes and Active People 1 2 Decrease Volume Increase Volume Reset EarphonesUSBJack Power Off / Rewind Power On / Fast Forward Goggle clip LED Status

Διαβάστε περισσότερα

SMC SERIES Subminiature Coaxial Connectors

SMC SERIES Subminiature Coaxial Connectors SERIES Subminiature Coaxial Connectors FEATURES Subminiature coaxial connectors with 50 Ω impedance for applications up to 10 GHz. (screw on mechanism)fulfills the subminiature coaxial connector requirement

Διαβάστε περισσότερα

Multilayer Ceramic Chip Capacitors

Multilayer Ceramic Chip Capacitors FEATURES X7R, X6S, X5R AND Y5V DIELECTRICS HIGH CAPACITANCE DENSITY ULTRA LOW ESR & ESL EXCELLENT MECHANICAL STRENGTH NICKEL BARRIER TERMINATIONS RoHS COMPLIANT SAC SOLDER COMPATIBLE* Temperature Coefficient

Διαβάστε περισσότερα

AKC Spectrum Analyzer User s Manual.

AKC Spectrum Analyzer User s Manual. AKC-1291 Spectrum Analyzer User s Manual u ano un ao Prohibiting to removal the cover e m Keep the power insert clean RF in/output rating oae o n DC Power nt Restore this instrument 1. Introduction 2.

Διαβάστε περισσότερα

First International Computer,Inc Portable Computer Group HW Department

First International Computer,Inc Portable Computer Group HW Department irst International omputer,inc Portable omputer roup W epartment oard name : Mother oard chematic. chematic Page escription : Project : LM0W. PI & IRQ & M escription : Version : 0. Initial ate : eb, 00.

Διαβάστε περισσότερα

CSK series. Current Sensing Chip Resistor. Features. Applications. Construction FAITHFUL LINK

CSK series. Current Sensing Chip Resistor. Features. Applications. Construction FAITHFUL LINK CSK series Current Sensing Chip Resistor Features» 3 Watts power rating in 1 Watt size, 1225 Package» Low TCR of ±100 PPM/ C» Resistance values from 1m to 1 ohm» High purity alumina substrate for high

Διαβάστε περισσότερα

CYTA Cloud Server Set Up Instructions

CYTA Cloud Server Set Up Instructions CYTA Cloud Server Set Up Instructions ΕΛΛΗΝΙΚΑ ENGLISH Initial Set-up Cloud Server To proceed with the initial setup of your Cloud Server first login to the Cyta CloudMarketPlace on https://cloudmarketplace.cyta.com.cy

Διαβάστε περισσότερα

MAX-QUALITY ELECTRIC CO; LTD Thin Film Precision Chip Resistors. Data Sheet

MAX-QUALITY ELECTRIC CO; LTD Thin Film Precision Chip Resistors. Data Sheet Data Sheet Customer: Product: Size: Current Sensing Chip Resistor CS Series 0201/0402/0603/0805/1206/1010/2010/2512 1225/3720/7520 Issued Date: Edition : 12-Nov-10 REV.C5 Current Sensing Chip Resistor

Διαβάστε περισσότερα

ο ο 3 α. 3"* > ω > d καΐ 'Ενορία όλις ή Χώρί ^ 3 < KN < ^ < 13 > ο_ Μ ^~~ > > > > > Ο to X Η > ο_ ο Ο,2 Σχέδι Γλεγμα Ο Σ Ο Ζ < o w *< Χ χ Χ Χ < < < Ο

ο ο 3 α. 3* > ω > d καΐ 'Ενορία όλις ή Χώρί ^ 3 < KN < ^ < 13 > ο_ Μ ^~~ > > > > > Ο to X Η > ο_ ο Ο,2 Σχέδι Γλεγμα Ο Σ Ο Ζ < o w *< Χ χ Χ Χ < < < Ο 18 ρ * -sf. NO 1 D... 1: - ( ΰ ΐ - ι- *- 2 - UN _ ί=. r t ' \0 y «. _,2. "* co Ι». =; F S " 5 D 0 g H ', ( co* 5. «ΰ ' δ". o θ * * "ΰ 2 Ι o * "- 1 W co o -o1= to»g ι. *ΰ * Ε fc ΰ Ι.. L j to. Ι Q_ " 'T

Διαβάστε περισσότερα

B37631 K K 0 60

B37631 K K 0 60 Multilayer Ceramic acitors High; X5R and X7R Chip Ordering code system B37631 K 7 5 K 6 Packaging 6 ^ cardboard tape, 18-mm reel 62 ^ blister tape, 18-mm reel Internal coding acitance tolerance K ^ ± %

Διαβάστε περισσότερα

Output Power: W. Exclusively distributed by Powerstax

Output Power: W. Exclusively distributed by Powerstax R Series, 50-150W Input Ranges : 9-75 VDC : Single - Dual /, / /, / Triple / ±, /, / ±0, Quad ± / ±, ± / : 50-150 W FEATURES General: to 100 Watts Wide Input Range : 10-7dc 2:1 & 3:1 Input Range High Conversion

Διαβάστε περισσότερα

LS01-15B09SS LS01-15B12SS LS01-15B15SS LS01-15B24SS LS03-15B03SR2S LS03-15B05SR2S LS03-15B09SR2S LS03-15B12SR2S LS03-15B15SR2S LS03-15B24SR2S

LS01-15B09SS LS01-15B12SS LS01-15B15SS LS01-15B24SS LS03-15B03SR2S LS03-15B05SR2S LS03-15B09SR2S LS03-15B12SR2S LS03-15B15SR2S LS03-15B24SR2S LS0 SS & LS0RS _ onverter. W SIP economic LS series.... W High performance & compact size series.... W ~0V wide input voltage LH series.... W 0 Low temperature & high reliability L0_LT series.... 00W LH

Διαβάστε περισσότερα

INDEX HOESUNG COIL PARTS

INDEX HOESUNG COIL PARTS 1. Metal Molding High Current SMD Power Inductor PART NO DEMINSION(mm) Inductance Range Rated DC Current Page MMI 06518 SERIES 6.5 7.1 1.8 1.0uH ~ 4.7uH 9.8A ~ 5.0A 5 MMI 06524 SERIES 6.5 7.1 2.4 0.47uH

Διαβάστε περισσότερα

1.575 GHz GPS Ceramic Chip Antenna Ground cleared under antenna, clearance area 4.00 x 4.25 mm / 6.25 mm. Pulse Part Number: W3011 / W3011A

1.575 GHz GPS Ceramic Chip Antenna Ground cleared under antenna, clearance area 4.00 x 4.25 mm / 6.25 mm. Pulse Part Number: W3011 / W3011A W0 Datasheet version. ceramic antenna. (09/08).575 GHz Ceramic Chip Antenna Ground cleared under antenna, clearance area x 4.5 mm / 6.5 mm. Pulse Part Number: W0 / W0A Features - Omni directional radiation

Διαβάστε περισσότερα

First Sensor Quad APD Data Sheet Part Description QA TO Order #

First Sensor Quad APD Data Sheet Part Description QA TO Order # Responsivity (/W) First Sensor Quad PD Data Sheet Features Description pplication Pulsed 16 nm laser detection RoHS 211/65/EU Light source positioning Laser alignment ø mm total active area Segmented in

Διαβάστε περισσότερα

THICK FILM LEAD FREE CHIP RESISTORS

THICK FILM LEAD FREE CHIP RESISTORS Features Suitable for lead free soldering. Compatible with flow and reflow soldering Applications Consumer Electronics Automotive industry Computer Measurement instrument Electronic watch and camera Configuration

Διαβάστε περισσότερα

Aluminum Electrolytic Capacitors (Large Can Type)

Aluminum Electrolytic Capacitors (Large Can Type) Aluminum Electrolytic Capacitors (Large Can Type) Snap-In, 85 C TS-U ECE-S (U) Series: TS-U Features General purpose Wide CV value range (33 ~ 47,000 µf/16 4V) Various case sizes Top vent construction

Διαβάστε περισσότερα

iw For 12V/1A, 9V/1.2A, 5V/2A QC2.0 Design

iw For 12V/1A, 9V/1.2A, 5V/2A QC2.0 Design iw1780-03 For 12V/1A, 9V/1.2A, 5V/2A QC2.0 Design General Design Specification: 1. AC Input Range 90-264V AC 2. DC Output 12V/1A, 9V/1.2A, 5V/2A 3. Meet 100mW@5V No-Load standby Power Consumption Requirement

Διαβάστε περισσότερα

FP series Anti-Bend (Soft termination) capacitor series

FP series Anti-Bend (Soft termination) capacitor series FP series Anti-Bend (Soft termination) capacitor series Features Applications» High performance to withstanding 5mm of substrate» For general digital circuit bending test guarantee» For power supply bypass

Διαβάστε περισσότερα

IXBH42N170 IXBT42N170

IXBH42N170 IXBT42N170 High Voltage, High Gain BIMOSFET TM Monolithic Bipolar MOS Transistor IXBH42N17 IXBT42N17 S 9 = 1 = 42A (sat) 2.8V Symbol Test Conditions Maximum Ratings TO-247 (IXBH) S = 25 C to 15 C 17 V V CGR = 25

Διαβάστε περισσότερα

IDPV-45 series. 45W PWM Output LED Driver. File Name:IDPV-45-SPEC S&E

IDPV-45 series. 45W PWM Output LED Driver. File Name:IDPV-45-SPEC S&E IDPV5 series S&E ~ A File Name:IDPV5SPEC 0805 IDPV5 series SPECIFICATION MODEL OUTPUT INPUT OTHERS NOTE DC VOLTAGE RATED CURRENT RATED POWER DIMMING RANGE VOLTAGE TOLERANCE PWM FREQUENCY (Typ.) SETUP TIME

Διαβάστε περισσότερα

Garda-5 Block Diagram

Garda-5 Block Diagram arda- lock iagram LK N. I YTM / Yonah (RTMT-00/YR00) TPRR P TKUP INPUT OUTPUT, R x RJ MOM M ard /MHz Mobile PU TL+ PT /MHz TI R0M U,,,, 0 LV R RT N FIR Project code:.q0.00 P P/N :.Q0.XXX RVIION : 00- (Hannstar,

Διαβάστε περισσότερα

Quick Installation Guide

Quick Installation Guide A Installation 1 F H B E C D G 2 www.trust.com/17528/faq Quick Installation Guide C C D Freewave Wireless Audio Set 17528/ 17529 D Installation Configuration Windows XP 4 5 8 Windows 7/ Vista 6 7 9 10

Διαβάστε περισσότερα

TRC ELECTRONICS, INC LED Driver Constant Voltage 45W MEAN WELL IDLV-45 Series

TRC ELECTRONICS, INC LED Driver Constant Voltage 45W MEAN WELL IDLV-45 Series LED Driver Constant Voltage 5W MEAN WELL IDLV5 Series ~ A File Name:IDLV5SPEC 0707 TRC ELECTRONICS, INC..888.6.95 LED Driver Constant Voltage 5W MEAN WELL IDLV5 Series TRC ELECTRONICS, INC. SPECIFICATION

Διαβάστε περισσότερα

MMCX SERIES Microminiature Coaxial Connectors

MMCX SERIES Microminiature Coaxial Connectors SERIES Microminiature Coaxial Connectors FEATURES connectors are smaller than MCX connectors and are used from DC up to 6 GHz in applications where a tiny size is crucial. INTERFACE MATING DIMENSIONS PLUG:

Διαβάστε περισσότερα

Precision Metal Film Fixed Resistor Axial Leaded

Precision Metal Film Fixed Resistor Axial Leaded Features EIA standard colour-coding Non-Flame type available Low noise and voltage coefficient Low temperature coefficient range Wide precision range in small package Too low or too high ohmic value can

Διαβάστε περισσότερα

FEATURE EXPANSION BOARD TYPE 2018 B658 PARTS LOCATION AND LIST

FEATURE EXPANSION BOARD TYPE 2018 B658 PARTS LOCATION AND LIST FEATURE EXPANSION BOARD TYPE 2018 B658 PARTS LOCATION AND LIST This section instructs you as to the numbers and names of parts on this machine. 1.RA2K Expansion Unit 1 (B658) Rev. 08/04/2004 B658 2 Parts

Διαβάστε περισσότερα

!!! )!)(!,!! )!! )! (!!)!

!!! )!)(!,!! )!! )! (!!)! ! # %&!!!!! # %& (!!! # %&! ( ) # %&!! )! )!!!!! (! )! +!!! )!)(!,!! )!! )! (!!)!!!!,!!!!! + (!!)! ).!!!)( / ) 0!!!!!!! + (!!!,! + ( ( 5 % 6! & ) & 7 8!+ 9 ## 78 ## # #5! 7! /, #:6 ;! 7 )! & 9 ) 5< 7 )

Διαβάστε περισσότερα

BMA SERIES Subminiature Blind Mate Connectors

BMA SERIES Subminiature Blind Mate Connectors SERIES Subminiature Blind Mate Connectors FEATURES The blindmate connectors are designed for blindmate applications up to Ghz. They have a slide-on, non-locking interface which ensures frequent matings

Διαβάστε περισσότερα

OWA-60E series IP67. 60W Single Output Moistureproof Adaptor. moistureproof. File Name:OWA-60E-SPEC

OWA-60E series IP67. 60W Single Output Moistureproof Adaptor. moistureproof. File Name:OWA-60E-SPEC Single Output Moistureproof Adaptor OWA-60E series IP67 Ⅱ Ⅱ moistureproof I File Name:OWA-60E-SPEC 0-04- Single Output Moistureproof Adaptor OWA-60E series SPECIFICATION MODEL OWA-60E- OWA-60E- OWA-60E-0

Διαβάστε περισσότερα

ISM 868 MHz Ceramic Antenna Ground cleared under antenna, clearance area mm x 8.25 mm. Pulse Part Number: W3013

ISM 868 MHz Ceramic Antenna Ground cleared under antenna, clearance area mm x 8.25 mm. Pulse Part Number: W3013 W0 Datasheet version.. Ceramic Antenna. (0/08). Ceramic Antenna Ground cleared under antenna, clearance area 0.80 mm x 8.5 mm. Pulse Part Number: W0 Features - Omni directional radiation - Low profile

Διαβάστε περισσότερα

VBA ΣΤΟ WORD. 1. Συχνά, όταν ήθελα να δώσω ένα φυλλάδιο εργασίας με ασκήσεις στους μαθητές έκανα το εξής: Version 25-7-2015 ΗΜΙΤΕΛΗΣ!!!!

VBA ΣΤΟ WORD. 1. Συχνά, όταν ήθελα να δώσω ένα φυλλάδιο εργασίας με ασκήσεις στους μαθητές έκανα το εξής: Version 25-7-2015 ΗΜΙΤΕΛΗΣ!!!! VBA ΣΤΟ WORD Version 25-7-2015 ΗΜΙΤΕΛΗΣ!!!! Μου παρουσιάστηκαν δύο θέματα. 1. Συχνά, όταν ήθελα να δώσω ένα φυλλάδιο εργασίας με ασκήσεις στους μαθητές έκανα το εξής: Εγραφα σε ένα αρχείο του Word τις

Διαβάστε περισσότερα

HIS series. Signal Inductor Multilayer Ceramic Type FEATURE PART NUMBERING SYSTEM DIMENSIONS HIS R12 (1) (2) (3) (4)

HIS series. Signal Inductor Multilayer Ceramic Type FEATURE PART NUMBERING SYSTEM DIMENSIONS HIS R12 (1) (2) (3) (4) FEATURE High Self Resonant Frequency Superior temperature stability Monolithic structure for high reliability Applications: RF circuit in telecommunication PART NUMBERING SYSTEM HIS 160808 - R12 (1) (2)

Διαβάστε περισσότερα

(#5 5::%%%$ " (#5 5::%%%$" %

(#5 5::%%%$  (#5 5::%%%$ % !" "#! " # $ "! "#" "" ""! % %! % " &"#!! "' (%)* (% (%! "' + "',! "' $% " %! "'% " %!"! #!" " $ #!" #$ #! #!#!" -%$!"#!".! "!"#!"! "!" " " "!!" "! %!"!#/ "%! %! #! )0+! *.." )0)!- % 67&* 6**&7*0.8 67&*67&*90&0.8

Διαβάστε περισσότερα

ΚΥΠΡΙΑΚΗ ΕΤΑΙΡΕΙΑ ΠΛΗΡΟΦΟΡΙΚΗΣ CYPRUS COMPUTER SOCIETY ΠΑΓΚΥΠΡΙΟΣ ΜΑΘΗΤΙΚΟΣ ΔΙΑΓΩΝΙΣΜΟΣ ΠΛΗΡΟΦΟΡΙΚΗΣ 6/5/2006

ΚΥΠΡΙΑΚΗ ΕΤΑΙΡΕΙΑ ΠΛΗΡΟΦΟΡΙΚΗΣ CYPRUS COMPUTER SOCIETY ΠΑΓΚΥΠΡΙΟΣ ΜΑΘΗΤΙΚΟΣ ΔΙΑΓΩΝΙΣΜΟΣ ΠΛΗΡΟΦΟΡΙΚΗΣ 6/5/2006 Οδηγίες: Να απαντηθούν όλες οι ερωτήσεις. Ολοι οι αριθμοί που αναφέρονται σε όλα τα ερωτήματα είναι μικρότεροι το 1000 εκτός αν ορίζεται διαφορετικά στη διατύπωση του προβλήματος. Διάρκεια: 3,5 ώρες Καλή

Διαβάστε περισσότερα

Rating to Unit ma ma mw W C C. Unit Forward voltage Zener voltage. Condition

Rating to Unit ma ma mw W C C. Unit Forward voltage Zener voltage. Condition MA MA Series Silicon planer e For stabilization of power supply ø.56. Unit : mm Features Color indication of VZ rank classification High reliability because of combination of a planer chip and glass seal

Διαβάστε περισσότερα

MRL HYDRAULIC LIFTS TYPE:

MRL HYDRAULIC LIFTS TYPE: DRO MRL MRL HYDRAULIC LIFTS TYPE: HYD Version: 1.1 Date: 26/04/2012 Page: 1/17 Range of Application 1 Version: 1.1 Date: 26/04/2012 Page: 2/17 Contents 3D LAYOUT... 3 TECHNICAL SPECIFICATION... 4 ACTING

Διαβάστε περισσότερα

T1/CEPT/ISDN-Pri Transformers

T1/CEPT/ISDN-Pri Transformers IRELESS I sales@eddywireless.com T//ISDN-Pri Transformers Dual SMT package Isolation voltage: 00 Vrms For - part add suffix NLE For - part add suffix NL For detail of Compliance,please refer to Page 00//EC

Διαβάστε περισσότερα

ITU-R BT ITU-R BT ( ) ITU-T J.61 (

ITU-R BT ITU-R BT ( ) ITU-T J.61 ( ITU-R BT.439- ITU-R BT.439- (26-2). ( ( ( ITU-T J.6 ( ITU-T J.6 ( ( 2 2 2 3 ITU-R BT.439-2 4 3 4 K : 5. ITU-R BT.24 :. ITU-T J.6. : T u ( ) () (S + L = M) :A :B :C : D :E :F :G :H :J :K :L :M :S :Tsy :Tlb

Διαβάστε περισσότερα

EE101: Resonance in RLC circuits

EE101: Resonance in RLC circuits EE11: Resonance in RLC circuits M. B. Patil mbatil@ee.iitb.ac.in www.ee.iitb.ac.in/~sequel Deartment of Electrical Engineering Indian Institute of Technology Bombay I V R V L V C I = I m = R + jωl + 1/jωC

Διαβάστε περισσότερα

Project: 296 File: Title: CMC-E-600 ICD Doc No: Rev 2. Revision Date: 15 September 2010

Project: 296 File: Title: CMC-E-600 ICD Doc No: Rev 2. Revision Date: 15 September 2010 Project: 296 File: Title: CMC-E-600 ICD Doc No: 21029100-406 Rev 2. Revision Date: 15 September 2010 Contract No.: Revisions Table ECR/ECN LTR Description Date 0 Pre Contract draft 29 July 2010 1 Replace

Διαβάστε περισσότερα