TUCANA Block Diagram SFF PCH KBC. Intel CPU INTEL LPC SYSTEM DC/DC RT8223 PROJECT CODE : 91.4KK PCB P/N : 48.4KK01.0SB REVISION : S0201-SB LCD

Μέγεθος: px
Εμφάνιση ξεκινά από τη σελίδα:

Download "TUCANA Block Diagram SFF PCH KBC. Intel CPU INTEL LPC SYSTEM DC/DC RT8223 PROJECT CODE : 91.4KK PCB P/N : 48.4KK01.0SB REVISION : S0201-SB LCD"

Transcript

1 TUN lock iagram lock enerator I9LV9KLFT Thermal ensor MT TOP V N OTTOM Int MI Line Out MI In PKR.W RIII 00 RIII 00 P TKUP H odec Realtek L9 Flash ROM M 9 L L L L L L 0 lot 0 lot ~ RIII hannel RIII hannel T ZLI PI FIx Intel PU FF PH U.0/. ports ETHERNET INTEL K LP Winbond NPEL Touch INT. Pad 0 K,,..,0, (0/00/000Mb) High efinition udio T ports PIE ports PI. LP I/F PI/PI RIE PI MIx,,...,9,0 U PIe Flash ROM K 9 9 0,, LP EU ONN. 9 PIe Mini ard WLN/ WIMX iga LN theros RM 9 PROJET OE : 9.KK0.00 P P/N :.KK0.0 REVIION : 00- LV R L RT HMI MER U Port x lue Tooth ardreader Realtek RT TXFM Mbus RE IMM IMM LK EN Thermal ensor HRER TTERY M Pro uo /(H) x b 00 00x b 0 00x b 00 0x b x b 000 0x b RJ 0 0 VT T ize ocument Number Rev ate: Wednesday, July 0, 00 heet of INPUT TOUT V_ Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. LOK IRM TUN YTEM / RT RT09 INPUT TOUT RT09 INPUT TOUT INPUT INPUT V_() OUTPUT V_() HRER INPUT TOUT 9 OUTPUT 0V_0(0) V_(9.) R_VREF_. PU / TOUT INPUT TOUT Q OUTPUT FX ore P V_UX_ V_UX_ OUTPUT OUTPUT H_PWR V.0 V_ORE OUTPUT OUTPUT RT90 P 0 V_FXORE

2 E PH trapping NT#/ PIO NT0#, NT# NT#/ PIO PIO isable ME in Manufacturing Mode: onnect to ground with -kω PI_MOI NV_LE N_LE H_OK_EN# /PIO[] H_O H_YN efault Mode: Internal pull-up. Low (0) = Top lock wap Mode (onnect to ground with.-kω weak pull-down resistor). High () = Integrated VRM is enabled Low (0) = Integrated VRM is disabled efault (PI): Left both NT0# and NT# floating. No pull up required. oot from PI: onnect NT# to ground with -kω pull-down resistor. Leave NT0# Floating. oot from LP: onnect both NT0# and NT# to ground with -kω pull-down resistor. efault - Internal pull-up. Low (0) = onfigures MI for EI compatible operation (for servers only. Not for mobile/desktops). efault: o not pull low. Enable itpm: onnect to Vcc_ with.-kω weak pull-up resistor. isable itpm: Left floating, no pull-down required. Enable anbury: onnect to Vcc_ with.-kω weak pull-up resistor. isable anbury: onnect to ground with.-kω weak pull-down resistor. Weak internal pull-up. o not pull low. Low (0): Flash escriptor ecurity will be overridden. High () : Flash escriptor ecurity will be in effect. Weak internal pull-down. o not pull high. Weak internal pull-down. o not pull high. Weak internal pull-down. o not pull high. Weak internal pull-up. o not pull low. Processor trapping Name chematics Notes Pin Name trap escription onfiguration (efault value for each bit is efault PKR Reboot option at power-up unless specified otherwise) Value efault Mode: Internal weak Pull-down. onnect to Vcc_ with.-kω F[] Embedded : isabled - No Physical isplay Port attached to No Reboot Mode with TO isabled: - 0-kΩ weak pull-up resistor. isplayport Embedded isplayport. Presence 0: Enabled - n external isplay Port device is INIT_V# Weak internal pull-down. o not pull high. connected to the Embedded isplay Port. INTVRMEN PIO PIO PIO pull-down resistor. efault = o not connect (floating) High() = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. F[] F[0] F[] PI-Express tatic Lane Reversal PI-Express onfiguration elect Reserved - Temporarily used for early larksfield samples. : Normal Operation. 0: Lane Numbers Reversed -> 0, ->,... : ingle PI-Express raphics 0: ifurcation enabled larksfield (only for early samples pre-e) - onnect to N with.0k Ohm/% resistor Note: Only temporary for early F samples (rp/) [For details please refer to the WW MoW and sighting report]. For a common motherboard design (for U and F), the pull-down resistor should be used. oes not impact U functionality. Low (0) = isables the VccVRM. Need to use on-board filter circuits for analog rails. 0 efore "R" is the Resistance ex: 00R=00 ohm; 9K9R=9.9K ohm 0R=0. ohm =00 =00 =00 Resistor 00RJ--P J=% F=% =0.% -P=RoH Part -P=no component just layout pad connected erial #; ome parts no this # U is the apacitance ex:u =.UF; 00P=00PF 0V is the Rated Voltage apacitor U0VZY-P -P is serial # and RoH Part VT T 0=0 =00 =00 =00 =0 P0VJN-P Tolerance ZY=YV MX=XR KX=XR JN=NPO means de-populate Reference Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. ize ocument Number Rev TUN ate: Wednesday, July 0, 00 heet of

3 V_0_LKEN 0UVMX-P U0VKX-P UVZY-P UVZY-P V_0 V_0_LKEN R 0RJ-0-U-P 0V_0 R 0RJ-0-U-P 0V_0 R KRJ--P V_0 V_K0 0 R 0RJ-0-U-P 0UVMX-P U0VKX-P. MHz UVZY-P,, PH_MLK,, PH_MT LK_IH 0UVMX-P 0V_K0_IO UVZY-P U0VKX-P RN RN0J-0-P-U R RJ--P P0VN-P PH_MLK_+ PH_MT_+ EN_XTL_IN EN_XTL_OUT LK_EN F U V9 V VPIEX_IO_LV VPIEX VPU_IO_LV VPU 9 VREF FIX LK T X X VTTPWR/P# 0 REF/FL N# 9LV9KLFT-P.99.0 TT_LR 0 T_LR OT9T_LR OT9_LR PUT_LR0 PU_LR0 PUT_LR 0 PU_LR 9 PIEXT_LR PIEX_LR N9 N NT 9 NPIEX NPU NREF N LK_T LK_T# REFLK REFLK# LK_PU_LK LK_PU_LK# LK_MI LK_MI# 00 MHz 9 MHz MHz 00 MHz T PH PU MI.M HZ L=0pF±0.pF EN_XTL_IN EN_XTL_OUT R 0KRJ--P LK_EN X X-M-0P.000. nd =.000. R EN_XTL_OUT_ 0RJ--P V_0... P0VJN-P Q N00E--P.N0. N =.N0.E 9 P0VJN-P F R KRJ--P F 0 PEE MHz (efault) 00MHz VR_LKEN# <ore esign> Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. lock enerator ize ocument Number Rev TUN ate: Wednesday, July 0, 00 heet of

4 MI_TXN0 MI_TXN MI_TXN MI_TXN MI_TXP0 MI_TXP MI_TXP MI_TXP MI_RXN0 MI_RXN MI_RXN MI_RXN MI_RXP0 MI_RXP MI_RXP MI_RXP FI_TXN0 FI_TXN FI_TXN FI_TXN FI_TXN FI_TXN FI_TXN FI_TXN FI_TXP0 FI_TXP FI_TXP FI_TXP FI_TXP FI_TXP FI_TXP FI_TXP FI_FYN0 FI_FYN FI_INT FI_LYN0 FI_LYN PU F MI_RX#0 J MI_RX# K MI_RX# J MI_RX# F9 MI_RX0 J MI_RX K9 MI_RX J MI_RX H MI_TX#0 K MI_TX# J MI_TX# F0 MI_TX# MI_TX0 M MI_TX MI_TX J MI_TX L FI_TX#0 N FI_TX# M FI_TX# P FI_TX# N0 FI_TX# R FI_TX# U FI_TX# W FI_TX# K FI_TX0 N FI_TX N FI_TX R FI_TX N9 FI_TX R FI_TX U FI_TX W0 FI_TX FI_FYN0 9 FI_FYN FI_INT FI_LYN0 FI_LYN MI Intel(R) FI PI EXPRE -- RPHI OF 0 PE_IOMPI PE_IOMPO PE_ROMPO PE_RI PE_RX#0 PE_RX# PE_RX# PE_RX# PE_RX# PE_RX# PE_RX# PE_RX# PE_RX# PE_RX#9 PE_RX#0 PE_RX# PE_RX# PE_RX# PE_RX# PE_RX# PE_RX0 PE_RX PE_RX PE_RX PE_RX PE_RX PE_RX PE_RX PE_RX PE_RX9 PE_RX0 PE_RX PE_RX PE_RX PE_RX PE_RX PE_TX#0 PE_TX# PE_TX# PE_TX# PE_TX# PE_TX# PE_TX# PE_TX# PE_TX# PE_TX#9 PE_TX#0 PE_TX# PE_TX# PE_TX# PE_TX# PE_TX# PE_TX0 PE_TX PE_TX PE_TX PE_TX PE_TX PE_TX PE_TX PE_TX PE_TX9 PE_TX0 PE_TX PE_TX PE_TX PE_TX PE_TX 0 H P H H F0 J M J K 9 N0 L M 0 L0 L N M J0 L0 N N 9 H J0 0 N M N F L0 PE_IROMP_R EXP_RI R9 99RF-P R0 0RF-P UURNLE--P-U-NF VT T Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. PU FF of (MI/FI/PE) TUN ize ocument Number Rev ate: Wednesday, July 0, 00 heet of

5 0V_0 R H_OMP 0RF-P R H_OMP R H_TERR# 0RF-P 99RF-P R H_OMP R PROHOT# 99RF-P R-P R H_OMP0 99RF-P H_TERR# VT 000 Q H_PEI E_PROHOT E_PROHOT# PROHOT# R 0RJ--P R N00E--P, PM_THRMTRIP-#.N0. N =.N0.E H_PM_YN H_PWR 00KRJ--P.. From PH PM_RM_PWR 9 H_VTTPWR,9,,,,9, PLT_RT# R PLT_RT#_R KRF--P. PU OMP 0 OMP 9 OMP E OMP0 M PRO_ETET N TERR# N9 PEI N PROHOT# N THERMTRIP# N0 REET_O# M PM_YN M VPWROO_ Y VPWROO_0 M M_RMPWROK H VTTPWROO Y0 TPPWROO RTIN# Misc Thermal Power Management locks R Misc JT & MP OF 0 LK LK# LK_ITP LK_ITP# PE_LK PE_LK# PLL_REF_LK PLL_REF_LK# M_RMRT# M_ROMP0 M_ROMP M_ROMP PM_EXT_T#0 PM_EXT_T# PR# PREQ# TK TM TRT# TI TO TI_M TO_M R# PM#0 PM# PM# PM# PM# PM# PM# PM# K K K J0 L J Y W J V P9 V0 V V U U9 T N P9 T9 T P T0 W J9 J J K K J K9 M9 PLL_REF_LK PLL_REF_LK# M_ROMP_0 M_ROMP_ M_ROMP_ XP_TRT# XP_TO LK_PU_P LK_PU_N LK_EXP_P_R LK_EXP_N_R XP_TI_TO_M XP_REET# M_RMRT# RN RNJ-P RN RN0KJ--P 0V_0 0V_0 PLL_REF_LK PLL_REF_LK# If supports integrated graphics but without Embedded isplayport(ep), these pins can also be connected to N directly. PM_EXTT#0_R PM_EXTT#_R M_ROMP_0 M_ROMP_ M_ROMP_ RN RN0J-0-P-U R 00RF-L-P-U R9 9RF-L-P XP_REET# R KRJ--P V_0 R 0RF-P UURNLE--P-U-NF R0 0RF--P V_ R PM_RM_PWR PM_RM_PWR_ KRF--P V_0_R V_ PM_RM_PWR NON_: Kohm : 0ohm R KRF-P NON_ R 0RF-P / NON_ R KRF-P, V_0_PWR U V PM_RM_PWR_ Y N LV0W--P.00.L0 N =.Z0.EH R =.Z0.H VT T Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. PU FF of (LK/Thermal) ize ocument Number Rev TUN ate: Wednesday, July 0, 00 heet of

6 PU OF 0 PU OF 0 M Q[..0] M 0 M M M # M R# M WE# M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q9 M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q9 M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q9 M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q9 M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q9 M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q9 M Q0 M Q M Q M Q T T 9 V V E E F E K H F9 F K N N N9 K K9 H K N0 N K H J0 H J0 M F F N0 H N N N N H J H J M N F N N J F J K K J F J F Y 0 T H F K L F _Q0 _Q _Q _Q _Q _Q _Q _Q _Q _Q9 _Q0 _Q _Q _Q _Q _Q _Q _Q _Q _Q9 _Q0 _Q _Q _Q _Q _Q _Q _Q _Q _Q9 _Q0 _Q _Q _Q _Q _Q _Q _Q _Q _Q9 _Q0 _Q _Q _Q _Q _Q _Q _Q _Q _Q9 _Q0 _Q _Q _Q _Q _Q _Q _Q _Q _Q9 _Q0 _Q _Q _Q _0 _# _R# _WE# R YTEM MEMORY _K0 _K#0 _KE0 _K _K# _KE _#0 _# _OT0 _OT _M0 _M _M _M _M _M _M _M _Q#0 _Q# _Q# _Q# _Q# _Q# _Q# _Q# _Q0 _Q _Q _Q _Q _Q _Q _Q _M0 _M _M _M _M _M _M _M _M _M9 _M0 _M _M _M _M _M M P F0 K H K H0 J F L 0 J0 M N N H9 Y J N L H K P E Y J L N K H M0 E T P V N K J0 N0 F H H0 J F0 N N M M0 M M M M M M M M M M M M M M M Q#0 M Q# M Q# M Q# M Q# M Q# M Q# M Q# M Q0 M Q M Q M Q M Q M Q M Q M Q M 0 M M M M M M M M M 9 M 0 M M M M M M_LK_R0 M_LK_R#0 M_KE0 M_LK_R M_LK_R# M_KE M_0# M_# M_OT0 M_OT M M[..0] M Q#[..0] M Q[..0] M [..0] M Q[..0] M 0 M M M # M R# M WE# M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q9 M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q9 M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q9 M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q9 M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q9 M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q9 M Q0 M Q M Q M Q _Q0 W _Q _Q E _Q Y _Q _Q F _Q H _Q _Q _Q9 R _Q0 R _Q J _Q K _Q U9 _Q V0 _Q R0 _Q T _Q T _Q V _Q9 V _Q0 P _Q V _Q U _Q P _Q U9 _Q V _Q T _Q P9 _Q V9 _Q9 V0 _Q0 T0 _Q T _Q V _Q V0 _Q P9 _Q T _Q V _Q V _Q T _Q9 P _Q0 U _Q T9 _Q T _Q P _Q T _Q U0 _Q V9 _Q V _Q P0 _Q9 R _Q0 R _Q R _Q T _Q N _Q L9 _Q J _Q F0 _Q _Q _Q9 K0 _Q0 K _Q _Q 9 _Q V _0 V _ V _ U _# T0 _R# T _WE# R YTEM MEMORY - _K0 _K#0 _KE0 _K _K# _KE _#0 _# _OT0 _OT _M0 _M _M _M _M _M _M _M _Q#0 _Q# _Q# _Q# _Q# _Q# _Q# _Q# _Q0 _Q _Q _Q _Q _Q _Q _Q _M0 _M _M _M _M _M _M _M _M _M9 _M0 _M _M _M _M _M U V T V U9 T P T V U9 L T P V V U F N V T T0 U V J9 M M0 M M M M M M M M M M M M M M E M Q#0 M M Q# U M Q# T9 M Q# T M Q# V M Q# U M Q# 9 M Q# T P0 V9 U0 V T T P V T U U T9 T V U M Q0 M Q M Q M Q M Q M Q M Q M Q M 0 M M M M M M M M M 9 M 0 M M M M M M_LK_R M_LK_R# M_KE M_LK_R M_LK_R# M_KE M_# M_# M_OT M_OT M M[..0] M Q#[..0] M Q[..0] M [..0] UURNLE--P-U-NF UURNLE--P-U-NF VT T Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. PU FF of (R) TUN ize ocument Number Rev ate: Wednesday, July 0, 00 heet of

7 PUF OF 0 0V_0 PU_ore_VI[..0] V_ENE _ENE Please note that the VTT Rail Values are uburndale VTT=.0V; larksfield VTT=.V PU_ore_VI0 PU_ore_VI PU_ore_VI PU_ore_VI PU_ore_VI PU_ore_VI PU_ore_VI PM_PRLPVR 9 PI# V_0 V_ L IMVP_IMON VTT_ENE 0 0UVMX-P IN-UH--P.R00. N =.R00.0M PI# UVKX-P VQ_K UVKX-P F N F F F N R W9 W U R9 R PI# VI0 VI VI VI VI VI VI VTT_ELET PRO_PRLPVR IENE V_ENE _ENE VTT_ENE _ENE_VTT VPLL VPLL VPLL VPLL VPLL.V VQ_K VQ_K UURNLE--P-U-NF POWER PU VI ENE LINE.V RIL POWER W W U0 U9 U R0 R9 R N0 N9 N N N N N N M0 L0 L9 L L L L K K F9 F F F F F0 9 F0 F Y0 W0 W W 0 W W W W0 W W W W U U U U0 U U U U R R R R0 R R R R Y0 N9 0UVMX-P 9 0 UVKX-P U0VKX-P 0UVMX-P UVKX-P UVKX-P 0V_0 VT T UVKX-P UVKX-P UVKX-P 0UVMX-P UVKX-P UVMX-P 0UVMX-P UVKX-P 0UVMX-P UVKX-P UVKX-P 0UVMX-P UVKX-P UVKX-P U0VKX-P U0VKX-P UVKX-P UVKX-P Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. U0VKX-P UVKX-P PU FF of (POWER/VTT) TUN ize ocument Number Rev ustom ate: Wednesday, July 0, 00 heet of

8 V_FXORE OF 0 PU N V_ NON_ NON_ NON_ NON_ FX_VI[..0] 0 R0 R R R 0RJ-0-U-P 0RJ-0-U-P 0RJ-0-U-P 0RJ-0-U-P V_0_R T 9 0 R 0RF-P PM_LP TL_. Q N00E--P..,,, 0V_0.N0. N =.N0.E 0V_0 9 0 VX N0 VX VX_ENE F V_X_ENE 0 N _X_ENE 0 VX X_ENE F0 N VX N VX N VX N VX N9 FX_VI0 VX FX_VI0 F L FX_VI VX FX_VI L0 FX_VI VX FX_VI 0 L FX_VI VX FX_VI H L FX_VI VX FX_VI N L FX_VI VX FX_VI M L FX_VI VX FX_VI M0 L VX 9 0 L9 FX_VR_EN 0 VX K VX FX_VR_EN H9 K FX_PRLPVR TP TP-P VX FX_PRLPVR L J0 VX FX_IMON L9 FX_IMON 0 H VX H VX F VX VQ U0 F VX VQ U F VX VQ U F VX VQ N F VX VQ M F9 VX VQ L0 F VX VQ J F VX VQ H F VX VQ H VX VQ VX VQ F VX VQ F VX VQ VX VQ 9 VX VQ VX VQ 0 VQ VQ 0V_0 W VTT VQ W9 VTT VQ U VTT VQ U9 VTT VQ 9 U VTT VQ U VTT VQ 9 0 U VTT VQ U VTT VQ R VTT VQ R9 VTT VQ 0 R VTT VQ R VTT VQ VQ VQ VQ VQ 9 PM_LP TL VP K VQ VP VQ K0 VP K9 VP H0 VP _R W H9 VP _R W0 F0 VP _R W F9 VP _R W 0 VP _R W 9 VP _R W 0 VP _R W 9 VP _R W9 0 VP _R W 9 VP _R W W0 VP W9 VP VTT U0 VP VTT U9 VP VTT R0 VP VTT R9 VP VTT VTT W VTT W VTT W VTT W ENE LINE UVKX-P UVKX-P UVKX-P UVKX-P UVKX-P UVKX-P UVKX-P UVKX-P RPHI VIs RPHI UVKX-P 0UVMX-P UVKX-P UVKX-P UVMX-P UVKX-P UVKX-P UVKX-P UVKX-P UVKX-P T0UVM-P 0UVMX-P 0UVMX-P 0UVMX-P UVKX-P UVKX-P UVMX-P UVKX-P R -.V RIL 0UVMX-P PE & MI POWER UVKX-P 0UVMX-P 0UVMX-P 0UVMX-P UVKX-P UVKX-P UVKX-P UVKX-P UVKX-P UVKX-P 0UVMX-P 0UVMX-P UURNLE--P-U-NF UVKX-P UVKX-P UVKX-P UVKX-P UVKX-P VT T Wistron orporation o not dummy these Ps F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. PU FF of (PWR/R/FX/) ize ocument Number Rev TUN ate: Wednesday, July 0, 00 heet of

9 OF 0 V_ORE PUH VP V F V F V F V F VP0 V F0 VP0 V F VP0 V F VP0 V F VP0 V F VP0 V F Y VP0 V Y VP0 V Y0 VP0 V W VP0 V W VP0 V W0 VP0 V U 0 VP0 V U VP0 V 09 0 U VP0 V R VP0 V R VP0 V R VP0 V N VP0 V N VP0 N0 VP0 L POWER V V VP0 V W L VP0 V W L0 VP0 V W K VP0 V W K VP0 V W 9 0 K0 VP0 V U V U V U PU ORE UPPLY V U V U V Processor package decoupling - V R V O NOT connect to any power rail V R V R VP V P0 V N V N V N VP V N VP V N 9 0 VP V M0 VP V M VP V M VP V L Y VP V K0 Y VP V K Y9 VP V K W VP V J W VP V H0 W9 VP V H U VP V H U VP V 0 U VP V R VP V R VP V R VP V F N VP V E0 N VP V E N9 VP V E L VP V E0 L VP V E L9 VP V E K VP V 9 K VP V K9 VP V V V V 0 V V V V V 0 V V V 9 V V V V V 0 V V UVKX-P UVKX-P UVKX-P UVKX-P UVKX-P UVKX-P UVKX-P UVKX-P UVKX-P UVKX-P UVKX-P UVKX-P UVKX-P UVKX-P UVKX-P UVKX-P UVKX-P UVKX-P UVKX-P UVKX-P UVKX-P UVKX-P UVKX-P UVKX-P UVKX-P UVKX-P UVKX-P UVKX-P UVKX-P UVKX-P UVKX-P 0UVMX-P 0UVMX-P 0UVMX-P 0UVMX-P 0UVMX-P 0UVMX-P 0UVMX-P 0UVMX-P 0UVMX-P 0UVMX-P 0UVMX-P 0UVMX-P 0UVMX-P 0UVMX-P 0UVMX-P 0UVMX-P UVKX-P UVKX-P UVKX-P UVKX-P UVKX-P UVKX-P UVKX-P UVKX-P UVKX-P UVKX-P UVKX-P UVKX-P UURNLE--P-U-NF VT T Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. PU FF of (PUORE) ize ocument Number Rev TUN ate: Wednesday, July 0, 00 heet 9 of

10 PUE OF 0 RV#W RV#W W W F0 F F L M K K K J T F H E F F U T T U V F0 F F F F F F F F F9 F0 F F F F F F F RV_TP0 RV#T RV#T RV#U RV#V REERVE RV#9 RV# RV# RV#9 RV#R RV#R RV_NTF#T RV_NTF#R RV_NTF#V RV_NTF#V RV#V9 RV#K RV#N9 RV#P RV#H RV#K RV#R RV#M RV#K9 RV#U RV#T0 RV#R9 RV#U9 RV#T RV_TP RV_TP RV#V RV#U RV#E9 RV#E 9 9 R R T R V V V9 K N9 P H K R M K9 U T0 R9 U9 T P N V U E9 E F0 F F R KRF-P R KRF-P R KRF-P PI-Express onfiguration elect F0 :ingle PE 0:ifurcation enabled F - PI-Express tatic Lane Reversal F :Normal Operation 0 :Lane Numbers Reversed -> 0, ->,... F - isplay Port Presence F :isabled; No Physical isplay Port attached to Embedded isplay Port 0:Enabled; n external isplay Port device is connected to the Embedded isplay Port V W0 Y E F RV#V RV#W0 RV#Y9 RV#9 RV# RV# RV#0 RV#9 RV_NTF# RV_NTF# RV_NTF#E RV_NTF#F NTF TET PIN:,,9,,,,E,E,R,R, T,T,V,V,V,V,V9,V NTF TET#V NTF TET#V9 NTF TET#V NTF TET#V NTF TET#V NTF TET#V NTF TET#T _TET_T9 _TET_T NTF TET#T NTF TET#R NTF TET#R NTF TET#E NTF TET#E NTF TET# _TET_9 NTF TET# NTF TET# NTF TET#9 NTF TET# NTF TET# V V9 V V V V T T9 T T R R E E 9 9 TP TP-P TP TP-P TP TP-P TP TP-P VT T Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. PU FF of (REERVE) UURNLE--P-U-NF TUN ize ocument Number Rev ate: Wednesday, July 0, 00 heet 0 of

11 ize ocument Number Rev ate: heet of Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. Wednesday, July 0, 00 VT T TUN PU FF of () ize ocument Number Rev ate: heet of Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. Wednesday, July 0, 00 VT T TUN PU FF of () ize ocument Number Rev ate: heet of Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. Wednesday, July 0, 00 VT T TUN PU FF of () 9 OF 0 PUI UURNLE--P-U-NF 9 OF 0 PUI UURNLE--P-U-NF U U U U U U U U U U U U U U P N N M0 M M M M M L L L L0 L L0 K K0 K K K0 J J J9 J H0 H H H H H0 H F F0 F F E0 E E9 E Y Y Y Y9 Y Y Y Y Y Y Y Y Y W W W9 W W W W W W V9 V U0 U U U U0 U U U9 U U U U0 U U U U U U9 U U U U T T0 R R R R0 R R R9 R R R R0 R R R R R R9 R R R R R P0 P N N N N N N N N N M M L L L L L L L L L L K0 K K K K K K K K K0 K K K K K K9 K K J0 H H H Y Y Y Y Y Y Y0 Y Y V V T R9 R R N N L L R H F E9 E E Y Y Y Y9 0 OF 0 PUJ UURNLE--P-U-NF 0 OF 0 PUJ UURNLE--P-U-NF H H H0 H H H H H H9 H H H H H0 H H H H H H9 H H H 9 F9 F F E0 E W9 W W W W0 W W W W V0 U U U U U0 U U U9 U9 U T R0 R R R R0 R R R P N N N N0 N N0 N N M M M M L0 L L L L K K K K K K K K K K K J J J J J0 J9 H H H H F F F F F0 F E E E0 E E

12 R9 0MRJ-L-P RT_X RT_X RT_UX_ R 0KRJ-L-P INTVRMEN M_INTRUER# integrated Vccus_0,Vccus_,VccL_ INTVRMEN High=Enable Low=isable integrated VccLan_0VccL_0 LN00_LP High=Enable Low=isable R 0RJ--P R0 MRJ--P P0VN-P, Z_RT# Z_ITLK Z_YN Z_TOUT P0VJN-P E Z_IT_LK_ V_0 P0VJN-P R 0KRJ--P X X-KHZ-PU.000. E V_0 RT_X_ PH_PI_LK R 0KRJ--P R 0KRJ--P RN RNJ--P P0VN-P Z_YN_ Z_RT#_ Z_IT_LK_ Z_YN_ Z_TOUT_ R RF--P 9 RT_UX_ PH_JT_TK PH_PI_#0 9 PH_PI_MOI 9 PH_PI_LK If reserve./.v option for VVRM.Not Power plan change only. Please refer figure.h_yn will be strap to define VVRM is. or.v source. Means need have Pull high/low resistor to option, P/H voltage base on H Link is.v or.v(figure ). RN RN0KJ-P-U 9 U0VKX-P PI_#0_R PI_MOI_R PI_LK_R RT_UX_ Z_PKR Z_TIN0 When unused all JT pins may be N RN RN0J--P P-OPEN V_UX_ RT_X RT_X IH_RTRT# RTRT# M_INTRUER# INTVRMEN Z_IT_LK_ Z_YN_ Z_RT#_ Z_TOUT_ ME_UNLOK# 9 PI_MIO_R PH_JT_TK PH_JT_TM PH_JT_TI PH_JT_TO PH_JT_TRT# PI_LK_R PI_#0_R PI_MOI_R PI_0#, PI_MIO, PI_MOI, PI_LK: No series resistor required if routing length is."-." VT 0000 R TP-P TP 0 R9 0RJ--P R 0RJ--P U0VKX-P U0VKX-P TP-P-U.R00.I N =.T. 00KRJ--P RT_UX_ PH RTX RTX 0 9 P 0 0 F0 E F 9 H J0 M K K J J V Y Y V RTRT# RTRT# INTRUER# INTVRMEN H_LK H_YN PKR H_RT# H_IN0 H_IN H_IN H_IN H_O IEXPEK-M-P-NF RT IH H_OK_EN#/PIO H_OK_RT#/PIO JT_TK JT_TM JT_TI JT_TO TRT# PI_LK PI_0# PI_# PI_MOI PI_MIO R 0RJ--P PI JT LP T RT_T R 0RJ--P OF 0 FWH0/L0 FWH/L FWH/L FWH/L FWH/LFRME# LRQ0# LRQ#/PIO F ERIRQ TLE# RT_T_R T0RXN K T0RXP K T0TXN K T0TXP K9 TRXN H TRXP H TTXN H9 TTXP H TRXN F TRXP F9 TTXN F TTXP F TRXN H TRXP H TTXN F TTXP F TRXN 9 TRXP TTXN TTXP TRXN TRXP TTXN TTXP TIOMPO TIOMPI T0P/PIO TP/PIO9 9 F F T Y9 V LP_L0_ LP_L_ LP_L_ LP_L_ LP_LFRME#_ R TIOMP T_ET#0_R RT ONN RT R R R R INT_ERIRQ E-ON--P 0.F0.00 N = 0.F9.00 RF--P RF--P RF--P RF--P RF--P T_RXN0 T_RXP0 T_TXN0 T_TXP0 R0 RF-P H_LE#, T_ET#_R VT T 0V_0 H LP_L0,9 LP_L,9 LP_L,9 LP_L,9 LP_LFRME#,9 T_ET#0_R INT_ERIRQ ate: Wednesday, July 0, 00 heet of V_0 Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. PH of 9(T/RT/H) TUN RN RN0KJ--P ize ocument Number Rev

13 MINIR-WLN V_0 LN LK_PIE_MINI# LK_PIE_MINI WLN_LKREQ# PIE_LK_RQ# LK_PIE_LN 9 LK_PIE_LN# 9 LK_PIE_LN 9 LN_LKREQ# PIELKRQ{0,,,,,}# should have a 0K pull-up to +VLW. PIELKRQ{,} should have a 0K pull-up to +.0V (ut R is pull-up to +V). P0VJN-P E PIE_LK_RQ# PIE_RXN PIE_RXP PIE_TXN PIE_TXP PIE_RXN PIE_RXP PIE_TXN PIE_TXP MINIR-WLN LN RN RN0KJ--P P0VJN-P E LK_PIE_LN# U0VKX-P U0VKX-P U0VKX-P U0VKX-P PIE_LK_RQ0# RN RN0J-0-P-U LK_PH_R_N LK_PH_R_P TP-P TP TP-P TP TP-P TP9 PH_PIO9 H_LE#, PIE_LK_RQ# LK_PH_R_N LK_PH_R_P PIE_LK_RQ# PIE_LK_RQ# PIE_LK_RQ# PE LKRQ# TXN TXP TXN TXP R 0RJ--PPIE_LK_RQ# RN RN0J-0-P-U LK_PH_R_N LK_PH_R_P PIE_LK_RQ# R9 0RJ--P PH 0 PERN J0 PERP F9 PETN H9 PETP W0 PERN 0 PERP 0 PETN 0 PETP U0 PERN T0 PERP U PETN V PETP PERN PERP PETN E PETP F PERN H PERP PETN J PETP PERN W PERP PETN PETP T PERN U PERP U PETN V PETP PERN J PERP PETN J PETP K LKOUT_PIE0N K LKOUT_PIE0P P9 M LKOUT_PIEN M LKOUT_PIEP U M LKOUT_PIEN M LKOUT_PIEP N H LKOUT_PIEN H LKOUT_PIEP M LKOUT_PIEN M LKOUT_PIEP M9 J0 LKOUT_PIEN J LKOUT_PIEP H IEXPEK-M-P-NF PI-E* PIELKRQ0#/PIO PIELKRQ#/PIO PIELKRQ#/PIO0 PIELKRQ#/PIO PIELKRQ#/PIO PIELKRQ#/PIO K LKOUT_PE N K LKOUT_PE P P PE LKRQ#/PIO Mus From LK UFFER lock Flex ontroller PE Link OF 0 MLERT#/PIO MLK MT ML0LERT#/PIO0 ML0LK ML0T MLLERT#/PIO MLLK/PIO MLT/PIO L_LK L_T L_RT# PE LKRQ#/PIO 9 H J T T T9 LKOUT_PE N LKOUT_PE P LKIN_MI_N W LKIN_MI_P LKIN_LK_N P LKIN_LK_P P LKIN_OT_9N F LKIN_OT_9P E LKIN_T_N/K_N H LKIN_T_P/K_P H REFLKIN LKIN_PILOOPK XTL_IN H XTL_OUT H LKOUTFLEX0/PIO LKOUTFLEX/PIO LKOUTFLEX/PIO LKOUTFLEX/PIO M E0 H LKOUT_MI_N N LKOUT_MI_P N LKOUT_P_N/LKOUT_LK_N T LKOUT_P_P/LKOUT_LK_P T XLK_ROMP P J F T P T N0 M_LK M_T ML0_LK ML0_T PE LKRQ# LK_EXP_N LK_EXP_P PH_PIO0 PH_PIO K_L K_ LK_MI# LK_MI LK_PU_LK# LK_PU_LK REFLK# REFLK LK_T# LK_T MHZ MHZ MHZ MHZ LK_IH LK_PI_F XTL_IN XTL_OUT XLK_ROMP E_WI#, V_ RN M_T M_LK ML0_LK ML0_T RN0J-0-P-U R0 909RF--P 0V_0 RN RNKJ--P V_ RN9 RNKJ--P K_L K_,, PH_MT LK_EXP_N_R LK_EXP_P_R, _PREENT XTL_IN R MRJ--P XTL_OUT M_LK PH_PIO <ore esign> V_0 RN RNKJ--P PE LKRQ# PIE_LK_RQ0# PIE_LK_RQ# _PREENT PIE_LK_RQ# PE LKRQ# PIE_LK_RQ# R XTL_OUT_ 0RJ--P Q N00KW-P.N0.F N =.M0.0F V_0 M_T PH_MLK,, V_ VT 000 hange, to pf for rystal vendor Test X R 0KRJ--P P0VJN-P XTL-MHZ-0-P.000. N = Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. PH of 9(PIE/LK/M) TUN ize ocument Number Rev ate: Wednesday, July 0, 00 heet of V_ RN RN0KJ--P RN RN0KJ--P P0VJN-P

14 V_ RN RN0KJ--P PH_PIO LN_RT# E_WI#, elete PM_PWRTN# pull high V_ PIE_WKE# R KRJ--P MI_RXN0 MI_RXN MI_RXN MI_RXN MI_RXP0 MI_RXP MI_RXP MI_RXP MI_TXN0 MI_TXN MI_TXN MI_TXN MI_TXP0 MI_TXP MI_TXP MI_TXP PH MI0RXN J MIRXN W0 MIRXN J0 MIRXN MI0RXP MIRXP 0 MIRXP 0 MIRXP E MI0TXN F MITXN 0 MITXN E MITXN MI0TXP H MITXP 0 MITXP MITXP OF 0 FI_RXN0 FI_RXN FI_RXN FI_RXN FI_RXN FI_RXN FI_RXN FI_RXN FI_RXP0 FI_RXP FI_RXP FI_RXP FI_RXP FI_RXP FI_RXP FI_RXP FI_INT H J E F W J FI_TXN0 FI_TXN FI_TXN FI_TXN FI_TXN FI_TXN FI_TXN FI_TXN FI_TXP0 FI_TXP FI_TXP FI_TXP FI_TXP FI_TXP FI_TXP FI_TXP FI_INT VT 0000 U0VKX-P hange to schottky diode. ORE_PWR PM_RMRT#,9 VTT_PWR T-P-U.T.0 K V_UX_ RV-0--P.R00.F N =.R00.F R =.R00.F U V HTH N REET#/REET LTH 0LTUF-P.000.F TOUT HTH LTH, IMVP_VR_EN R 0KRF-P, ORE_PWR R9 KRF-P R0 KRF-P K PM_PWROK_ Vl =. ( (R+R+R)/(R+R)) Vh=. ( (R+R+R)/(R)) 00P-P R MI_IROMP_R ME_PWROK LN_RT# PM_RM_PWR PM_RMRT#, U_PWR_N_K PM_PWRTN#, _PREENT PM_U_TT# PM_LP_# PM_LP_M# PIE_WKE# 9, PM_LP_#,,, PM_LP_#,,,9, PM_LP_W# FI_FYN0 FI_FYN FI_LYN0 FI_LYN PM_LKRUN#, PM_U_LK TP TP TP-P TP-P V_ PH_PIO H_PM_YN PM_RI# PM_LP_LN# RMRT#_K PM_RMRT# dd RT ata lose function V_ V_UX_ PM_LP TL,,, ll_pwr modify _POO from V/V power 0RJ--P 0V_0 R 99RF-P PM_YRT#_R PM_PWROK_ R 0RJ--P H F T M K 0 9 M P P MI_ZOMP MI_IROMP Y_REET# Y_PWROK PWROK MEPWROK LN_RT# RMPWROK RMRT# PWRTN# PREENT/PIO MI ystem Power Management U_PWR_N_K/PIO0 FI FI_FYN0 FI_FYN FI_LYN0 FI_LYN WKE# LKRUN#/PIO U_TT#/PIO ULK/PIO LP_#/PIO LP_# LP_# LP_M# TP F H J J Y P F E H P K N TP0 TP TP-P TP-P TLOW#/PIO PMYNH J0 R KRF--P R 0KRJ--P F RI# IEXPEK-M-P-NF LP_LN#/PIO9 F TP TP-P TPT-P.000.T N =.T. R 00KRJ--P R 0KRJ--P R 0KRJ--P Q PM_RMRT# N00KW-P.N0.F N =.M0.0F Q. R N00E--P 00KRJ--P.N0... N =.N0.E PM_LP_# _POO VT T Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. PH of 9(MI/FI) TUN ize ocument Number Rev ate: Wednesday, July 0, 00 heet of

15 Panel backlight enable control for LV - used to gate power into the backlight circuit V_0 RN9 LK EI T EI PH_L_ON PH_LV_ON L_KLTTL RN0KJ--P LK EI RN0 T EI LK EI R T EI KRF-P RNKJ--P LV_TXOUT0- LV_TXOUT- LV_TXOUT- LV_TXLK- LV_TXLK+ LV_TXOUT0+ LV_TXOUT+ LV_TXOUT+ LK EI T EI LI PH T L_KLTEN T L_V_EN Y L_KLTTL L LK Y L T L_TRL_LK V L_TRL_T P9 LV_I P LV_V T LV_VREFH T LV_VREFL V LV_LK# V LV_LK LV LV_T#0 LV_T# Y LV_T# V LV_T# LV_T0 0 LV_T Y9 LV_T V LV_T P LV_LK# P LV_LK Y LV_T#0 T9 LV_T# U LV_T# T LV_T# Y LV_T0 T LV_T U0 LV_T T LV_T igital isplay Interface OF 0 VO_TVLKINN VO_TVLKINP VO_TLLN VO_TLLP VO_INTN VO_INTP VO_TRLLK VO_TRLT P_UXN P_UXP P_HP P_0N P_0P P_N P_P P_N P_P P_N P_P P_TRLLK P_TRLT P_UXN P_UXP P_HP P_0N P_0P P_N P_P P_N P_P P_N P_P J J F H T T J U J 0 0 W Y9 9 E V0 E0 0 F H PH_HMI_LK PH_HMI_T PH_HMI_ETET PH_HMI_T-_L PH_HMI_T+_L PH_HMI_T-_L PH_HMI_T+_L PH_HMI_T0-_L PH_HMI_T0+_L PH_HMI_LK-_L PH_HMI_LK+_L R R9 R0 0RF--P 0RF--P 0RF--P RT_LUE RT_REEN RT_RE RT_LUE RT_REEN RT_RE RT_LK RT_T V V RT_LUE RT_REEN RT_RE RT LK RT T P_TRLLK P_TRLT P_UXN P_UXP P_HP U0 U T R KR--P K 0.% ohm RT_HYN RT_VYN RT_IREF Y RT_HYN Y RT_VYN _IREF RT_IRTN RT IEXPEK-M-P-NF P_0N P_0P P_N P_P P_N P_P P_N P_P J0 0 J F H E VT T Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. PH of 9(LV/RT/P) TUN ize ocument Number Rev ustom ate: Wednesday, July 0, 00 heet of

16 V_0 RN RNKJ--P RN RNKJ--P PI_REQ# INT_PIRQF# INT_PIRQ# PI_REQ0# PI_NT0# PI_NT# PI_PERR# PI_PLOK# PI_EVEL# PI_ERR# INT_PIRQ# PI_IR# PI_TOP# INT_PIRQE# INT_PIRQH# PI_TR# PI_FRME# PI_REQ# RN RNKJ--P PI_REQ# INT_PIRQ# INT_PIRQ# INT_PIRQ# OOT IO trap PI_NT#0 RN RNKJ--P RN RNKJ--P 0 PI_NT# R KRJ--P R KRJ--P OOT IO Location 0 0 LP(efault) 0 Reserved PI PI UE PI These pins are left as N, because the function is disable. VT 000 dd PI_REQ# Pull-High to V_0 by hang-up issue INT_PIRQ# INT_PIRQ# INT_PIRQ# INT_PIRQ# PI_REQ0# PI_REQ# PI_REQ# PI_REQ# PI_NT0# PI_NT# INT_PIRQE# INT_PIRQF# INT_PIRQ# INT_PIRQH# PI_ERR# PI_PERR# PI_IR# PI_EVEL# PI_FRME# PI_PLOK# PI_TOP# PI_TR# PHE H0 0 N J 0 E H 9 E0 0 0 M M F M0 M J K F0 9 0 K M J K L F J0 F 9 M 0 H J0 /E0# /E# H /E# /E# PIRQ# H PIRQ# PIRQ# PIRQ# F REQ0# REQ#/PIO0 REQ#/PIO M REQ#/PIO F NT0# K NT#/PIO F NT#/PIO H NT#/PIO PIRQE#/PIO K PIRQF#/PIO PIRQ#/PIO PIRQH#/PIO K PIRT# E ERR# E0 PERR# IR# H PR F EVEL# FRME# 9 PLOK# TOP# TR# PI NVRM U OF 0 NV_E#0 NV_E# NV_E# NV_E# NV_Q0 NV_Q NV_Q0/NV_IO0 NV_Q/NV_IO NV_Q/NV_IO NV_Q/NV_IO NV_Q/NV_IO NV_Q/NV_IO NV_Q/NV_IO NV_Q/NV_IO NV_Q/NV_IO NV_Q9/NV_IO9 NV_Q0/NV_IO0 NV_Q/NV_IO NV_Q/NV_IO NV_Q/NV_IO NV_Q/NV_IO NV_Q/NV_IO NV_LE NV_LE NV_ROMP NV_R# NV_WR#0_RE# NV_WR#_RE# NV_WE#_K0 NV_WE#_K UP0N UP0P UPN UPP UPN UPP UPN UPP UPN UPP UPN UPP UPN UPP UPN UPP UPN UPP UP9N UP9P UP0N UP0P UPN UPP UPN UPP UPN UPP URI# URI Y9 P V9 P P T T9 V E J J Y U V Y Y V F H J N0 P0 J0 L0 F M N H J E F H L M These pins are left as N, because the function is disable. UPN0 UPP0 UPN UPP UPN UPP UPN UPP UPN UPP UPN9 UPP9 UPN UPP U_RI_PN R RF-L-P U Table Pair External #0 External # N N N evice ardreader N External # N WLN/WiMX MER(H) N LUETOOTH(F) N,9,,,,9, PLT_RT# R 00KRJ--P 9 PLK_FWH LK_PI_F LK_PI_K R LK_PI_IO_R R9 RF--P LK_PI_F_R R0 RF--P RJ--P LK_PI_K_R M N P P P P PME# PLTRT# LKOUT_PI0 LKOUT_PI LKOUT_PI LKOUT_PI LKOUT_PI O0#/PIO9 O#/PIO0 O#/PIO O#/PIO O#/PIO O#/PIO9 O#/PIO0 O#/PIO N U_O#0 J U_O# F U_O# L U_O# E U_O# U_O# F U_O# T U_O# U_O#0 U_O# U_O# U_O# IEXPEK-M-P-NF V_ P0VJN-P PLK_FWH E U_O# U_O# U_O# U_O#0 RN RN0KJ--P V_ VT T PH_PIO U_O# U_O# U_O# RN RN0KJ--P Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. PH of 9(PI/U) TUN ize ocument Number Rev ate: Wednesday, July 0, 00 heet of

17 PIO has a weak[0k] internal pull up. No need to have external pull down/up. PIO pin set to high at reset. PHF OF 0 V_0 V_ PIO has a weak[0k] internal pull down. No need to have external pull up/down. PIO pin is set to low at reset. Low : ME rypto TL with no confidentiality High : ME rypto TL with confidentiality PIO has a weak[0k] internal pull up. To enable on-die PLL Voltage regurator, should not place external pull down. V_0 V_0 V_ V_ RN RN RN0 RNKJ--P R KRJ--P R9 KRJ--P RN0KJ--P RN0KJ--P V_0 RN0 PH_PIO PH_PIO PH_PIO PH_PIO PH_PIO PH_PIO0 PH_PIO RN RN0KJ--P RN0KJ--P PM_RI# PH_PIO0 U_O# PM_PWROK_ PH_PIO PH_PIO U_PWR_N_K, PH_PIO PH_PIO TP_PI# PM_LKRUN#, T_ET#_R PM_YRT#_R E_I# PH_PIO TP-P TP TP-P TP PH_PIO9 TP TP-P PH_PIO0 E_MI# PH_PIO PH_PIO PH_PIO PH_PIO PH_PIO PH_PIO PH_PIO TP_PI# PH_PIO PH_PIO PH_PIO PH_PIO PH_PIO9 PH_PIO RT_TE PH_PIO TP TP-P TP9 TP-P TP0 TP-P Y MUY#/PIO0 TH/PIO TH/PIO J TH/PIO F0 PIO K9 LN_PHY_PWR_TRL/PIO T PIO TP/PIO F TH0/PIO Y LOK/PIO H0 PIO PIO V PIO M TP_PI#/PIO V TLKREQ#/PIO TP/PIO TP/PIO V LO/PIO P TOUT0/PIO9 H PIELKRQ#/PIO F PIELKRQ#/PIO TOUT/PIO TP/PIO9 F PIO _NTF NTF_9 H _NTF_ H _NTF NTF NTF# 9 _NTF#9 _NTF# 0 _NTF#0 _NTF# _NTF# _NTF# _NTF# E _NTF#E E _NTF#E F _NTF#F F _NTF#F H _NTF#H H _NTF#H J _NTF#J J _NTF#J J _NTF#J J9 _NTF#J9 J _NTF#J J0 _NTF#J0 J _NTF#J J _NTF#J _NTF# _NTF# E _NTF#E E _NTF#E IEXPEK-M-P-NF PIO NTF RV NTF TET PIN:,9,,0,,,,,E, E,F,F,H,H,J,J,J, J9,J,J0,J,J,,,E,E MI PU LKOUT_PIEN LKOUT_PIEP LKOUT_PIEN LKOUT_PIEP 0TE LKOUT_LK0_N/LKOUT_PIEN LKOUT_LK0_P/LKOUT_PIEP PEI RIN# PROPWR THRMTRIP# TP TP TP TP TP TP TP TP TP9 TP0 TP TP TP TP TP TP TP TP TP9 N_ N_ N_ N_ N_ INIT_V# TP H H F F U M M 0 T E0 0 W Y Y V V F M N J K K M N M0 N0 H T9 P 0 K0TE RN9 LK_PU_N_R LK_PU_P_R RN0J-0-P-U H_PEI KRIN# H_PWR To PU PH_THERMTRIP_R V_ R9 0KRF--P RT_TE 9 U0VKX-P LK_PU_N LK_PU_P R 9RF-L-P V_... VT 0009 R RJ--P R9 RJ--P R90 KRF--P R9 00KRF-L-P 0V_0 PM_THRMTRIP-#, R_RMRT#, Q N00E--P.N0. N =.N0.E R9 0RJ--P NON_ M_RMRT# RN E_I# E_MI# PH_PIO RN0KJ--P VT T Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. PH of 9(PIO/RV) TUN ize ocument Number Rev ate: Wednesday, July 0, 00 heet of

18 T T0UVM-P 0V_ UVMX-P 0 0UVMX-P UVKX-P V_0 U0VKX-P Imax = 00 m 0V_0 V_0 V_0_ V_0_ U. PH POWER OF 0 9m VORE V E0 VIN VOUT 0 VORE N VORE V E EN N# VORE VORE _ F F 909-0TU-P VORE F VORE _ F.0909.JF F0 VORE nd =.099.F F VORE H VORE H VORE H0 VORE H 00m VORE VLV H V_0 J0 VORE J VORE _LV H9 V_0 9m L VTX_LV 0V_0 VTX_LV P IN-UH--P VTX_LV P.R00. VTX_LV T K N =.R00.0M VIO VTX_LV T TP TP-P UVKX-P 0UVMX-P UVKX-P m UVKX-P V_0_V_0 TP 0V_0 TP-P VPLLEXP J UVKX-P 9 UVKX-P N0 N N N N N J J T T U U V V W W E E H N0 N N T J M VPLLEXP VIO VIO VIO VIO VIO VIO VIO VIO VIO VIO VIO VIO VIO VIO VIO VIO VIO VIO VIO VIO VIO VIO VIO VIO VIO VIO VIO VIO VIO VIO VIO V_ VVRM[] VFIPLL VIO V ORE PI E* IEXPEK-M-P-NF FI RT LV HVMO MI NN / PI V_ V_ V_ VVRM VMI VMI VPNN VPNN VPNN VPNN VPNN VPNN VPNN VPNN VPNN VME_ VME_ VME_ VME_ T T U M K K0 K9 K K M M M M M9 P P9 m 9m m 0UVKX-P m m U0VKX-P 0UVMX-P V_0 U0VKX-P V_0_V_0 0V_0 UVKX-P V_0 V_0 0UVKX-P U0VKX-P 0 U0VKX-P V_0 V_0 VT T U0VKX-P R9 0RJ-0-U-P R9 0RJ-0-U-P V_0_V_0 VPNN which power the NN interface must be powered even if dual channel NN interface is not connected since it also supplies power to other functions inside PH. Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. PH of 9(PWR/VORE/LV) TUN ize ocument Number Rev ustom ate: Wednesday, July 0, 00 heet of U0VKX-P 0UVMX-P

19 PHJ POWER 0 OF 0 0V_0 TP TP-P P P VLK VLK VIO VIO VIO VIO V V Y Y UVKX-P 0V_0 L IN-0UH--P.00.0E N =.000.0T L IN-0UH--P.00.0E N =.000.0T 9 0UVMX-P 9 0UVMX-P 9 UVKX-P 9 UVKX-P 0 U0VKX-P 0V_V PL 0V_V PL 0V_V PL 0V_V PL 0V_0 +VT 9 UVKX-P 0V_0 0 U0VKX-P 99 UVKX-P 0UVMX-P U0VKX-P.9 m UVKX-P 0 UVKX-P 9 0 U0VKX-P m 9m H J VIO_ H R9 0RJ--P F VIO_ H R99 0RJ--P 00 F 0 U0VKX-P 0V_0 UVKX-P V_ U V_0 V 0 U0VKX-P F F PUYP Y0 9 F F F V9 V V Y9 Y Y VRTEXT V9 U0VKX-P V_0_V_0 U m U RT_UX_ m UVKX-P 09 U0VKX-P V Y P U9 U0 V Y T VLN VLN PUYP VME VME VME VME VME VME VME VME VME VME VME VME PRT VVRM VPLL VPLL VPLL VPLL VIO VIO VIO VIO VIO VIO PT PU VU_ VU_ VU_ VU_ V_ V_ V_ V_PU_IO V_PU_IO VRT IEXPEK-M-P-NF lock and Miscellaneous RT PU PI/PIO/LP T PI/PIO/LP U H VU_ VU_ VU_ VU_ VU_ VU_ VU_ VU_ VU_ VU_ VU_ VU_ VU_ VU_ VU_ VU_ VU_ VU_ VU_ VU_ VU_ VU_ VU_ VU_ VU_ VU_ VU_ VU_ VIO VREF_U VREF V_ V_ V_ V_ V_ V_ V_ VTPLL VTPLL VIO VVRM VIO VIO VIO VIO VIO VIO VIO VIO VIO VIO VIO VME VME VME VME VUH V U U U P P N N M M L L J J H H F F E E U V F K9 J L M N P U K K H T0 H9 0 F 9 F0 F9 H0 9 0 Y Y L0 V_ V_0 UVKX-P V_0_V_0 0V_0 TP TP-P m 0 UVKX-P U0VKX-P V_ 9 0V_0 VLW_PH_VREFU V_PH_VREF 9 U0VKX-P V_0 0 U0VKX-P UVKX-P VT V_0 0 UVKX-P V_ R00 0RJ--P m m V_ HH-0PT-P.R00.F 00RJ--P R9 90 U0VKX-P V_ VT T V_0 HH-0PT-P.R00.F V_0 00RJ--P R9 9 UVKX-P Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. UVKX-P PH of 9(PWR\T\U) TUN ize ocument Number Rev ustom Wednesday, July 0, 00 ate: heet of 9

20 PHI Y H9 9 E E E0 E E0 E E E E E E0 E E F F9 F 0 H H H9 H H H H9 H H H 0 E E E0 E E0 E E E E E E E F9 F 0 0 F9 H H0 H0 H H H 9 OF 0 H9 H J K K K K L L L L L L L0 L M M M0 N M M M M M9 M M N P P P0 P P P P P R R T T T T9 T T U0 U U U P V P V9 V0 V V0 V V V V V V V V V V9 V V V W W Y Y Y Y9 Y Y Y0 Y Y Y Y Y P9 Y Y Y P T T Y T M T M K K9 V PHH 9 0 M U 9 E E F Y H9 U F P N F F F9 F F H H H H H V H H H J9 J J0 J J J J J J T J K M N9 K K K K IEXPEK-M-P-NF OF 0 K0 K K K K K K K K9 K K L L M M0 M M M M M0 M M M M M M9 M U0 M V M9 M 0 0 N N0 N P P P P9 P P R R T H T T T T T V V V0 V V0 V V V V V9 V V W W W F9 W W W0 W Y Y Y VT T Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. IEXPEK-M-P-NF PH 9 of 9() TUN ize ocument Number Rev ate: Wednesday, July 0, 00 heet 0 of

21 E R_VREF_ R OKET_ R0 RF--P Q. N00E--P IMM.N0... M [..0] N =.N0.E M 0 9 NP M 0 NP 9 NP M NP 9 M 9 0 M R# M R# 9 M WE# M WE# 9 M # M # 90,,, PM_LP TL M M 0# M_0# 9 M 9 # M_# M M 0/P KE0 M_KE0 M KE M_KE M 9 0 M K0 M_LK_R0 0 0 M K0# M_LK_R#0 M 9 0 / K M_LK_R 0 K# M_LK_R# M M M[..0] M M0 M 0 M0 M M M Q0 M M M M Q Q0 M M M M Q[..0] M Q Q M M M M Q Q M M M M Q Q M 0 M M M Q Q M M M M Q Q M M Q Q PH_MT,, M Q Q 00 0 PH_MLK,, M Q9 Q L M Q0 Q9 9 PM_EXTT#0_R M Q Q0 EVENT# M Q Q V_0 M Q Q VP 99 M Q Q 9 M Q Q 0 0 M Q Q 9 M Q Q M Q Q N# M Q9 Q N# V_ M Q0 Q9 N#/TET 0 M Q Q0 M Q Q V 0 M Q Q V M Q Q V M Q Q V 9 M Q Q V M Q Q V 9 9 V_ M Q Q V 9 M Q9 Q V 99 M Q0 Q9 V9 00 M Q Q0 V0 0 0 T M Q Q V 9 0 M Q Q V M Q Q V M Q Q V M Q Q V 0 M Q Q V M Q Q V 0 M Q9 Q V M Q0 Q9 M Q Q0 9 M Q Q M Q Q 9 M Q Q 9 M Q Q M Q Q 9 0 M Q Q 9 0 M Q Q 0 M Q9 Q M Q0 Q9 M Q Q0 M Q Q M Q Q M Q Q Layout Note:Near Pin M Q Q M Q Q M Q Q R_VREF M Q Q 9 9 M Q9 Q 9 M Q0 Q9 0 M Q Q0 0 M Q Q 9 M Q Q 9 Q UVZY-P M Q#0 0 M Q# Q0# M Q#[..0] M Q# Q# M Q# Q# M Q# Q# M Q# Q# M Q# Q# 9 M Q# Q# 9 Q# M Q0 M Q Q0 Layout Note:Near Pin 0 M Q[..0] 9 M Q Q M Q Q M Q Q R_VREF M Q Q M Q Q M Q Q Q M_OT0 OT0 M_OT 0 OT UVZY-P R_VREF 9 R_VREF VREF_ VREF_Q 9, R_RMRT# 0 REET# 90 R_VREF_ VTT 0 0 VTT 0 9 UVKX-P UVKX-P R-0P-9-P.00.U9 U0VKX-P U0VKX-P U0VKX-P 0UVMX-P N =.00.N9 0UVMX-P UVZY-P 0UVMX-P UVZY-P UVZY-P 0UVMX-P 0UVMX-P UVZY-P 0UVMX-P UVZY-P 0UVMX-P T0UVM--P Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. R ocket ize ocument Number Rev TUN Wednesday, July 0, 00 ate: heet of E

22 E R OKET_ M [..0] M 0 9 NP M 0 NP 9 NP M NP 9 M 9 0 M R# M R# 9 M WE# M WE# 9 M # M # 90 M M 0# M_# 9 M 9 # M_# M M 0/P KE0 M_KE M KE M_KE M 9 0 M K0 M_LK_R 0 0 M K0# M_LK_R# M 9 0 / K M_LK_R 0 K# M_LK_R# M M M0 M M[..0] M 0 M0 M M M Q0 M M M M Q Q0 M M M M Q[..0] M Q Q M M M M Q Q M M M M Q Q M 0 M M M Q Q M M M M Q Q M M Q Q M Q Q 00 PH_MT,, 0 PH_MLK,, M Q9 Q L M Q0 Q9 9 V_0 PM_EXTT#_R M Q Q0 EVENT# M Q Q M Q Q VP 99 M Q Q 9 M Q Q 0 0 R_ M Q Q 9 R0 0 M Q Q 0KRJ--P M Q Q N# M Q9 Q N# V_ V_ M Q0 Q9 N#/TET 0 M Q Q0 M Q Q V 0 M Q Q V M Q Q V M Q Q V 9 M Q Q V M Q Q V 9 9 M Q Q V 9 M Q9 Q V 99 M Q0 Q9 V9 00 M Q Q0 V0 0 0 M Q Q V 9 0 M Q Q V M Q Q V M Q Q V M Q Q V M Q Q V M Q Q V 0 M Q9 Q V M Q0 Q9 M Q Q0 9 M Q Q M Q Q 9 M Q Q 9 M Q Q M Q Q M Q Q 9 0 M Q Q 0 M Q9 Q M Q0 Q9 M Q Q0 Layout Note:Near Pin M Q Q M Q Q M Q Q R_VREF M Q Q M Q Q M Q Q M Q Q 9 9 M Q9 Q 9 M Q0 Q9 0 M Q Q0 0 UVZY-P M Q Q 9 M Q Q 9 Q M Q#0 0 M Q# Q0# M Q#[..0] M Q# Q# M Q# Q# M Q# Q# M Q# Q# M Q# Q# 9 M Q# Q# Layout Note:Near Pin 9 Q# M Q0 R_VREF M Q Q0 0 M Q[..0] 9 M Q Q M Q Q M Q Q M Q Q M Q Q M Q Q UVZY-P Q M_OT OT0 M_OT 0 OT R_VREF 9 R_VREF VREF_ VREF_Q 9, R_RMRT# 0 REET# R_VREF_ 0 VTT 0 0 VTT 0 0UVMX-P UVZY-P 0UVMX-P UVZY-P UVKX-P UVKX-P 0UVMX-P 0UVMX-P UVZY-P 0UVMX-P UVZY-P 0UVMX-P U0VKX-P U0VKX-P U0VKX-P 0UVMX-P IMM R-0P-9-P.00.V0 N =.00.N UVZY-P Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. R ocket ize ocument Number Rev TUN Wednesday, July 0, 00 ate: heet of E

23 L/ ONN TOUT_L F TOUT L LON_OUT_R RIHTNE_N UPN9_ UPP9_ V_MI_0 V_0 L_EI_T L_EI_LK 9 UVKX-P ~ E UVKX-P MI_LK MI_T V_0 RN RNJ--P-U LV_TXOUT- LV_TXOUT+ LV_TXLK- LV_TXLK+ LV_TXOUT0- LV_TXOUT0+ LV_TXOUT- LV_TXOUT+ L_ETET LV 0 UVKX-P R0 0RJ--P R0 0RJ--P _PWR UPN9 UPP9 T EI LK EI POLYW-V-P-U N = m UVKX-P UVKX-P U9: MER Hold urrent 0. Trip current 0. F ~00u POLYW-V-P UVZY-P _PWR UVZY-P V_0 _PWR urrent Limited ~0. _ET U OUT# IN OUT# IN ET N FL ON HPU-P R0.0.0 KRF-P V_ UVKX-P 9 IPEX-ONN0-R-P-U 0.F09.00 N = 0.F9.00 0UVMX-P UVZY-P RIHTNE_N R0 R09 RJ--P RJ--P RIHTNE L_KLTTL PH_L_ON R0 0RJ--P LON_IN R0 00KRJ--P Layout 0 mil PH_LV_ON R 00KRJ--P 9 UVZY-P LV V_0 U 0 UVKX-P EN N OUT IN# IN# TU-P.0.0F urrent limited is UVKX-P VT 000 hange to 0pF dd 0pF y EMI request LON_OUT_R R 00KRJ--P 0P0VKX-P 0P0VKX-P V_ U LON_IN V LON_OUT_ R Y KRF--P N LV0W--P 00P0VJN-P.00.L0 N =.Z0.EH R =.Z0.H VT T LON_OUT Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. L ONN ize ocument Number Rev TUN ate: Wednesday, July 0, 00 heet of

24 Layout Note: Place these resistors close to the RT-out connector V_RT_0 RT_RE RT_REEN RT_LUE R R R 0RF--P 0RF--P 0RF--P RT_RE RT_REEN RT_LUE P0VN-P P0VN-P Ferrite bead impedance: 0 ohm@00mhz L K00T-00Y-N-P.009. N = L K00T-00Y-N-P.009. N = L K00T-00Y-N-P.009. N = P0VN-P P0VN-P RT_R RT_ RT_ 9 P0VN-P P0VN-P V_0 E 0U0VKX-P V_0 E 0U0VKX-P V_0 V_0 YP 0 U0VKX-P UVZY-P U V_YN V_VIEO V_ VIEO_ VIEO_ VIEO IN 0 _IN _OUT 9 _OUT YN_IN YN_IN YN_OUT YN_OUT YP N M009-0QR-P R KRJ-P RT_HYN_R RT_VYN_R R KRJ-P LK T RN RNJ--P-U RT_HYN RT_VYN RT_LK RT_T VT 000 hange R,R,R9,R0 to.k ohm for RT VEV report RT_LK RT_T RT_HYN RT_VYN R9 KRJ-P R0 KRJ-P V_0 Layout Note: * Must be a ground return path between this ground and the ground on the V connector. Pi-filter & 0 Ohm pull-down resistors should be as close as to RT ONN. R will hit Ohm first, pi-filter, then RT ONN. 9 0 RT N# N# N N N N 0 N N N RT I/F & ONNETOR V_RT 9 T_I LK_I RT_RE RT_REEN RT_LUE VYN HYN RT_R RT_ RT_ V_RT_0 T LK RT_VYN RT_HYN E UVZY-P V_RT_0 E9 UVZY-P ~00m 0U0VKX-P RT_VYN RT_HYN F V_0 HH-0PT-P POLYW-00V-P.R00.F N =.R00.0F R =.R00.HH VT 0000 hange F to , for adiz use -U---P N = T LK P0VJN--P P0VJN--P P0VJN--P P0VJN--P VT T RT ONN Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. ize ocument Number Rev TUN ate: Wednesday, July 0, 00 heet of

25 VT 000 hange, to uf hange, to KpF for EMI request V_0 HMI_TX+_R HMI 0 NP PH_HMI_T0-_L PH_HMI_T0+_L PH_HMI_LK-_L PH_HMI_LK+_L PH_HMI_T-_L PH_HMI_T+_L PH_HMI_T-_L PH_HMI_T+_L UVZY-P KP0VKX-P UVZY-P UVKX-P U0VKX-P U0VKX-P U0VKX-P U0VKX-P U0VKX-P U0VKX-P U0VKX-P U0VKX-P 0 UVZY-P HMI_T0- HMI_T0+ HMI_T- HMI_T+ HMI_LK- HMI_LK+ UVZY-P HMI_T- HMI_T+ KP0VKX-P UVKX-P OUT_- OUT_+ OUT_- OUT_+ OUT_- OUT_+ OUT_- OUT_+ IN_- 9 IN_+ IN_- IN_+ IN_- IN_+ IN_- IN_+ V V V V V V V 0 V N# N# 0 9 HMI_TX- HMI_TX+ HMI_TX- HMI_TX+ HMI_TX0- HMI_TX0+ HMI_TX- HMI_TX+ TP TP-P V_0 HMI_TX-_R HMI_TX+_R HMI_TX-_R HMI_TX0+_R HMI_TX0-_R HMI_TX+_R HMI_TX-_R HMI E TM_L TM_ HMI_V_0 R HMI_HP R 0KRJ-L-P NP KT-HMIP--P.09. Recommended Equalization: [P,P0]=0, d V_0 R KRJ--P R KRF--P R9 99RF--P P0 P REXT_HMI RT_EN# 0 P0_OE# _EN_P0 P0 P REXT RT_EN# OE# _EN N N N N N N N N N N N L 9 HP HP_INK 0 _INK 9 L_INK HMI_HP TM_ TM_L R 00KRJ--P PH_HMI_T PH_HMI_LK PH_HMI_ETET HMI in : Hi HMI out : Low... P0_OE# Q N00E--P.N0. N =.N0.E VT 0000 hange Q to.n0. (E Protected.0KV) U P0-P.P HMI_TX-_R U9 HMI_TX+_R HMI_TX0-_R U HMI_TX0+_R V_0 VT 000 change nd source to 9.R00. Q9 O-P F HMI_V_0_ FUE-V--P.0. 9.R00. N =.00.0 N = 9.R00., ORE_PWR R0 0KRJ--P... R 0KRJ--P Q0 N00E--P.N0. nd =.N0.E HMI_V_0 R U0VKX-P 9 KP0VKX-P HMI_V_0 R V_0 9 HH-0PT-P.R00.F N =.R00.0F R =.R00.HH RN RNKJ--P RN RNKJ--P TM_L TM_ PH_HMI_T PH_HMI_LK R 0RJ--P HMI_TX-_R R 0RJ--P HMI_TX- FILTER-P--P nd =.00.0 R U0 00RJ-L-P FILTER-P--P nd =.00.0 R 00RJ-L-P R 0RJ--P HMI_TX+ HMI_TX+ VT 000 hange R~R to 00R ohm y EMI request HMI_TX+_R HMI_TX-_R R 0RJ--P R 0RJ--P R 0RJ--P HMI_TX- HMI_TX0- HMI_TX- FILTER-P--P nd =.00.0 R U 00RJ-L-P FILTER-P--P nd =.00.0 R 00RJ-L-P R 0RJ--P HMI_TX0+ HMI_TX+_R R 0RJ--P HMI_TX+ V_0 R P0 VT T KRJ--P R _EN_P0 KRJ--P Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. R RT_EN# KRJ--P HMI ONN ize ocument Number Rev TUN ate: Wednesday, July 0, 00 heet of

26 V_ Q0 O9L-P V_H_0 V_UX_ R 9KRF-P.09.0 H_ON# --P.000. N =.000.F R =.000.K... Q N00E--P.N0. N =.N0.E 0 UVKX-P,,,9, PM_LP_# 0 H_ON VT 000 hange R to.k ohm, add 0.uF R KRJ--P UVZY-P 0 UVZY-P elay H power off timing for 00ms after T controller shut down. ontrol the 0 and R to finally tune delay timing between 00ms and 00ms. T onnector H T_TXN0 T_RXN U0VKX-P 0U0VKX-P T_TXN0_ T_RXN0_ T_TXP0_ T_RXP0_ 0U0VKX-P 0U0VKX-P 00 0 T_TXP0 T_RXP0 V_H_0 00m 0mil T T00UVM-P.0.0 N =.0.0L R =.0.L 0 UVZY-P 0 0U0VKX-P P P P P P P P P P9 P0 P P P P P KT-TP+P-0-P.00.9 V_H_0 <ore esign> H onnector Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. ize ocument Number Rev TUN ate: Wednesday, July 0, 00 heet of

27 luetooth V_T_ U V_ 0 U0VKX-P E T VOUT VIN N N# EN/EN# LUETOOTH_EN E put near T / all U put one choke near connector by EMI request U0VKX-P 0UVMX-P RT9-P-P.09.F nd =.0.F UPP_T UPN_T R0 0RJ--P R 0RJ--P UPP UPN TN 0 V_T 0 R V_T_ WLN_T_HLK T_PR# 9 P-ONN0E--P-U 0.F0.00 T_T UPN_T UPP_T 0RJ-0-U-P T_LE WLN_T_HLK WLN_T_T V_ R 0KRJ--P R 0KRJ--P T_T U V Y N LV0W--P.00.L0 N =.Z0.EH R =.Z0.H WLN_T_T V_T_ VT T Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. luetooth ize ocument Number Rev TUN ate: Wednesday, July 0, 00 heet of

28 V_U_ UPN0 R 0RJ--P U_0- U V_ U TR LWHN900QLP-U.000. KT-U--P.0.Q N OUT# V_U_ IN# OUT# IN# N# U_PWR_EN# EN/EN# O# U_O#0 09 UVKX-P PU-P.00.9 N = UPP0 U_0+ R 0RJ--P V_ U U_0- U9 E I/O N E I/O U_0+ V_ V_U_ VT 0000 hange U,U,U to.0.q follow ME connector list. U_PWR_EN# 0 UVKX-P N OUT# IN# OUT# IN# N# EN/EN# O# PU-P.00.9 N = V_U_ U_O# UPN E I/O VP E I/O IP0Z-P.00.0E N =.090.0E R 0RJ--P U_- TR LWHN900QLP-U.000. U KT-U--P.0.Q V_ U_PWR_EN# UVKX-P U0 N OUT# V_U_ IN# OUT# IN# N# EN/EN# O# U_O# PU-P.00.9 N = U,U,U0 urrent Limit. UPP U_+ R 0RJ--P V_U_ 0 mil 0 mil V_U_ U T E E T E E9 UPN UPP U_+ E I/O N E I/O IP0Z-P.00.0E N =.090.0E R R9 E I/O VP E I/O 0RJ--P U_- U_+ U_- TR LWHN900QLP-U RJ--P V_ V_U_ U KT-U--P.0.Q T00UVM-P.0.0 N =.0.0L R =.0.L 0 mil T T00UVM-P.0.0 N =.0.0L R =.0.L V_U_ UVZY-P E0 UVZY-P KP0VKX-P E KP0VKX-P T00UVM-P.0.0 N =.0.0L R =.0.L UVZY-P KP0VKX-P VT T U_+ U E I/O N E I/O E I/O VP E I/O IP0Z-P.00.0E N =.090.0E U_- V_ Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. U ONN ize ocument Number Rev TUN ate: Wednesday, July 0, 00 heet of

29 V_LN_ V_LN_ 9 0 0UVMX-P V_LN_ U0VKX-P U0VKX-P U0VKX-P U0VKX-P U0VKX-P U0VKX-P U0VKX-P KP0VKX-P LK_PIE_LN# LK_PIE_LN PIE_TXN PIE_TXP TP TP-P TP9 TP-P TP0 TP-P TP TP-P lose to LN_R 0UVMX-P V_LN_ U0VKX-P U0VKX-P U0VKX-P U0VKX-P V_LN_ V_LN_ U MI- MI+ MI0- MI0+ MI+ MI- MI- MI+ RN RN99F-P RN RN99F-P RN9 RN99F-P RN0 RN99F-P MI0_R MI_R MI_R MI_R 9 U0VKX-P U0VKX-P U0VKX-P U0VKX-P V_LN_ 0 0UVMX-P Place close to Pin U0VKX-P V_LN_ U0VKX-P U0VKX-P RN RNKJ--P R U0VKX-P 9 0UVMX-P U0VKX-P 0 0UVMX-P V_ VV/LK R 0RJ--P R U0VKX-P V_RE/T R9 0RJ--P R U0VKX-P for R chip V_LN_ V_LN_ R 0RJ-0-U-P V_LN_ V_LN_ R0 LX V_EN MLK MT RI PERT# XTLI 0 V_LN_ TETMOE XTLO 9 R NO_ONN EL MHZ VV/LK 9 V_RE/T VV 0 0RJ--P V_RE N 9 U0VKX-P RM-LE-R-P-U U0VKX-P.M.00 V_RE V_RE VVL VL VL 9 VL VL 0RJ--P VL VHO 9 VH VH VL VL V_RE V_RE LX VV V VV REFLKN 0 REFLKP RX_N RX_P TX_N TX_P TRXN0 TRXP0 TRXN TRXP TRXN TRXP 0 TRXN TRXP WKE# LE LKREQ# LE LE0 PIE_RXN PIE_RXP LKREQ# LN_T_LE# RI LN_RT LN_XI LN_XO EL_M LK_PIE_LN# LK_PIE_LN For R: RN,R,R9,U, are need to stuff. For RM: RN,R,R9,U, are U0VKX-P U0VKX-P MI0-0 MI0+ 0 MI- 0 MI+ 0 MI- 0 MI+ 0 MI- 0 MI+ 0 PIE_WKE#, R KRJ--P R KRJ--P R KRF-P R0RJ--P 0P0VJN-P PIE_TXN PIE_TXP PIE_RXN PIE_RXP PLT_RT#,,,,,9, V_ LKREQ# Q... N00E--P.N0. nd =.N0.E LN_XO LN_XI LN_LKREQ# R 0RJ--P VT 000 hange to pf for rystal vendor Test XTL-MHZ-0-P.000. N = P0VJN--P LN_XO_ X P0VJN--P U 0 V WP R L N T0N-H-T-P.0.R0 VV/LK V_RE/T R U0VKX-P 0 V_EN 0UVMX-P 9 0 U0VKX-P U0VKX-P lose to U L9 IN-UH-9-P.R0.0 N =.R0.0P LX V_EN VT T RM Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. ize ocument Number Rev TUN ate: Wednesday, July 0, 00 heet 9 of

30 .route on bottom as differential pairs..tx+/tx- are pairs. Rx+/Rx- are pairs..no vias, No 90 degree bends..pairs must be equal lengths..mil trace width,mil separation..mil between pairs and any other trace..must not cross ground moat,except RJ- moat. LN Transformer V_EN 9 I Lan Transformer 9 MI+ XF RJ_ LN onnector RJ_ RJ_ RJ_ RJ_ RJ_ RJ_ RJ_ RJ_ RJ 9 0 RJ-P--P.0. V_EN MT U0VKX-P 9 9 MI- MI+ : 0 RJ_ RJ_ V_EN MT U0VKX-P 9 9 MI- MI- : 9 RJ_ RJ_ V_EN MT U0VKX-P V_EN 9 9 MI+ MI : RJ_ RJ_ MT U0VKX-P 9 MI0- : XFORM-P--P.9.0 nd =.IH0.0 RJ_ MT MT MT MT RN RNJ--P MT_R KPKVKX-P.0.L VT T Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. LN ONN ize ocument Number Rev TUN ate: Wednesday, July 0, 00 heet 0 of

31 U0VKX-P L V_0 N R L9 0RJ-0-U-P U EN N# N VIN VOUT 909-TU-P.0909.FF N =.099.F L V_0 N U0VKX-P V_0 V_VIO_0 R0 0RJ--P PKR_L+_ PKR_L-_ PKR_R-_ PKR_R+_ PKR_L+_ PKR_L-_ PKR_R-_ PKR_R+_ UIO_EEP 00P0VJN-P R KRJ--P RN RN0KJ--P Z_PKR E_EEP ENE_ R HP_J# 9KRF-L-P R MI_J# U 0KRF-L-P U0VKX-P N U_VREF V_0 V_VIO_0 N U_PVEE UVMX-P V_UIO_0 V_0 VP_0 U_P# R MP_P#, Z_RT# 0RJ--P E 00P0VJN-P Z_ITLK_R Z_ITLK R0 0RJ--P ENE 9 PEEP_9 P0VJN-P Z_TIN0 Z_TIN0_R R RJ--P 0 lose Pin. MI_T MI_LK 0UVMX-P E P0VJN-P Z_TOUT Z_YN VT 000 hange E,E to mount y EMI request MI_T_R MI_LK_R RNJ--P-U E N R U_JREF 0KRF-L-P U_VREF PVREF_/MI_VREFO_L_9 P0VJN-P R 0RJ--P RN lose To OE U_N U_P UVKX-P V 9 V_IO V V 9 PV PV PVEE P# REET# LK MLK LRK T_IN T_OUT L 0 YN EP/LK PIFO/T PIO0/MI_T PIO/MI_LK 9 JREF VREF PVREF PIO_MUTE_99 MI_VREFO_/MI_VREFO_R_9 MI_VREFO 0 MI_VREFO N P LQ-R-P PEEP MI_L MI_R MI_L MI_R PK_OUT_L+ 0 PK_OUT_L- PK_OUT_R- PK_OUT_R+ HPOUT_L HPOUT_R ENE_ ENE_ PIO PIO 0 P P N Tucana use L9-V.009.E0 PEEP_ MI_L MI_R PKR_L+_ PKR_L-_ PKR_R-_ PKR_R+_ ENE PIO_MUTE_/LO-P N PN 9 UVKX-P 0 UVKX-P R 0RJ--P R 0RJ--P R 0RJ--P R9 0RJ--P HP_OUT_L HP_OUT_R N L9 0UVMX-P MI_IN_L MI_IN_R PKR_L+ PKR_L- PKR_R- PKR_R+ MI_VREFO_/MI_VREFO_R_9 PEEP_ PEEP_9 ENE ENE 9 PIO_MUTE_/LO-P PIO_MUTE_9 UIO_EEP L U0VKX-P L9 U0VKX-P R9 L 0RJ--P R L9 0RJ--P R0 L 0RJ--P R L9 0RJ--P K L K MI_VREFO_R MI_VREFO_L ENE_ PIO_MUTE MI_VREFO_R MI_VREFO_L PVREF_/MI_VREFO_L_9 L9 K 0UVMX-P V_VIO_0 9 U0VKX-P lose Pin.9 V_0 U0VKX-P R 0RJ-0-U-P 0UVMX-P V_0_R R 0RJ-0-U-P 9 U0VKX-P VP_0 PN lose Pin.9 and Pin. U0VKX-P 0UVMX-P V_0 U0VKX-P lose Pin.. OTTOM LOE TO OE, TOP LOE TO T ONNETOR P-LOE-PWR P-LOE-PWR N P-LOE-PWR PN RV-0--P.R00.F N =.R00.F R =.R00.F R N L 0RJ--P VT T Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. UIO OE RELTEK L9 ize ocument Number Rev TUN ate: Wednesday, July 0, 00 heet of

32 E-POP ircuit V_0 U_P# R R Q TEUTL-P-U.00.KK N =.00.I V_VIO_0 V_0 Q E, Z_RT# R90 Z_RT#_P KRF-P Z_RT#_ R9 Z_RT#_ KRF-P Q R9 KRF-P MMT90--P.T90. R9 0KRJ--P R R TEE--F-P.. nd =.00.HK POP_MUTE_ R9 0KRJ--P Q R R TEUTL-P-U.00.KK N =.00.I E Q MMT90--P.T90. N =.090.F R =.090.H E N =.090.L0 Q9 R R R9 TEUTL-P-U 0KRJ--P.00.KK N =.00.I POP_MUTE_L UVKX-P PKR_L+_ PKR_L-_ PKR_R+_ PKR_R-_ PKR_L+_ PKR_L-_ PKR_R+_ PKR_R-_ R9 KRJ--P R9 KRJ--P R0 KRJ--P R0 KP0VKX-P KP0VKX-P 0 KP0VKX-P PKR_L+ R PN PKR_L- R PN PKR_R+ R PN 0UVMX-P 0UVMX-P PKR_R- R R9 KRJ-P R0 KRJ-P E E Q0 MMT--P.0.V N =..0 R =.0.X POP_MUTE PIO_MUTE E Q MMT--P.0.V N =..0 R =.0.X E Q MMT--P.0.V N =..0 R =.0.X Q MMT--P.0.V N =..0 R =.0.X V_0_R VP_0 V_0_R VP_0 U MJ0TU-P PN V_0_R_ UVKX-P R0 0KRJ-P VT T Q MMT90--P.T90. N =.090.F R =.090.H 9 UVKX-P PN R00 00KRJ--P E R99 R9 0KRJ--P 0KRJ--P VP_0_ KRJ--P KP0VKX-P PN Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. udio E-POP ircuit ize ocument Number Rev TUN ate: Wednesday, July 0, 00 heet of

33 LINE OUT HP_OUT_L HP_OUT_L_0 HP_OUT_L_ HP_OUT_L_ R0 RF--P R0 RF--P R0 RF--P R0 POP_MUTE_ POP_MUTE 0 POP_MUTE POP_MUTE_ HP_OUT_L_ HP_OUT_R_ 00P0VJN-P 00P0VJN-P E 0P0VKX-P E 0P0VKX-P VT 000 HP_J# E 00P0VJN-P LOUT NP NP UIO-JK-P.0. N =.0. R0 KRJ--P POP_MUTE HP_OUT_R POP_MUTE KRJ--P N R RF--P U HN0FE--P.00.F HP_OUT_R_0 HP_OUT_R_ R RF--P U9 POP_MUTE R HN0FE--P.00.F N R RF--P R09 HP_OUT_R_ KRJ--P KRJ--P MI_VREFO_R MI_VREFO_L MI_IN_L MI_IN_R MI_VREFO_R MI_VREFO_L RN RN9 RNKJ--P RN00J--P For E 00P0VJN-P MI IN 00P0VJN-P KP0VKX-P For E KP0VKX-P MI_L MI_R MI_J# E 00P0VJN-P VT 000 MIIN NP NP PHONE-JK90-P-U.0.L N =.0. POP_MUTE POP_MUTE POP_MUTE 0 N Internal peaker ONN E KP0VKX-P 0UVMX-P E KP0VKX-P 0UVMX-P PK_L 0UVMX-P 0UVMX-P E-ON--P-U 0.F0.00 N = 0.F0.00 PKR_L+ PKR_L- PKR_R+ PKR_R- P-LOE-PWR--P P-LOE-PWR--P P-LOE-PWR--P E KP0VKX-P E KP0VKX-P N PK_R E-ON--P-U 0.F0.00 N = 0.F0.00 VT T Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. udio Jack & peaker ize ocument Number Rev TUN ate: Wednesday, July 0, 00 heet of

34 V_0 R UPP UPN 0RJ-0-U-P V_0_R R 0RJ--P R V_0_R VT 000 hange, to pf P0VJN--P for rystal vendor Test R_XTLI X XTL-MHZ-P.000. N =.000. P0VJN--P R_XTLO UPP_R UPN_R 0RJ--P E E0 0P0VJN-P 0P0VJN-P 9 U0VKX-P UVZY-P R9 KRF-P 9 U0VKX-P 9 UVZY-P 9 UVZY-P 9 R_XTLI R_XTLO V_PLL UPN_R UPP_R V_0_R V_0_R VRE V_0_R U0VKX-P 9 UVZY-P U 9 UVZY-P MOE_EL XTLI XTLO V_PLL PREF M P V_OUT 9 V_IN 0 VRE V_OUT N N MOE_EL V_0_R R_RT EE V RT# EE RT-R-P M M V V_0_R 0 9 _T _T _T M_ M V V.0.00 PIO0/EEO EEI _WP _# M_ M_ M_ M_ M_0 V M_V EEK 9 0 EEO/R_LE# EEI _WP _# M M M M M_0_ V_0_R M_V EEK 90 UVZY-P M_LK M_ N _M _T _LK _T 0 _T 9 _T0 _T M_IN# M_ M_LK M M LK _0 M_IN# M MOE_EL VRE R 0RJ--P 0P0VJN-P V_PLL M_IN# VT 000 dd 0.uF between M_IN# and N for ardreader VEV Test R R _LK _LK_R M_LK M_LK_R 0RJ--P R KRJ--P 99 U0VKX-P E 0P0VJN-P 0RJ--P UVZY-P E 0P0VJN-P,,9,,,9, PLT_RT# R 0RJ--P R0 0RJ--P R9 R_RT_R R_RT KRJ--P 9 UVZY-P 9 UVZY-P RN M M M M RNJ--P M_ M_ M_ M_ RN M M M_0_ M R RNJ--P RJ--P M M_ M_ M_0 M_ M_ RN _0 RNJ--P _0 _ R RJ--P _M M _V M_V 9 UVZY-P UVZY-P _V M_V _0 LK_R _M M_0 M_ M_ M_ M_ M_ M_ M_ T0 T 9 T /T 9 V LK M KT-R--P-U.00.9 M V T0 T T T T T T T NP NP NP NP MR-P-P-U.00.9 _PIN 0 WP_PIN NP NP NP NP #_WP_PIN/N N N IN LK 0 N N N N _# _WP M_ M_IN# M_LK_R M_0 M_ M_ M 0 _ 0P0VJN-P 0P0VJN-P P0VN-P VT 000 _M M_ hange ~0, 9 to pf for ardreader VEV Test 0P0VJN-P P0VN-P 0P0VJN-P P0VN-P M_ M_ M_ M_ For EMI 9 P0VN-P For EMI 0P0VJN-P 0 P0VN-P 0P0VJN-P 0P0VJN-P 9 0P0VJN-P P0VN-P V_0 V_0 N =.000.E.00. N00-NL-P Q VT T 9 U0VKX-P U V OR N EEO/R_LE# LE_0 Low ctive EE EEK EEO/R_LE# EEI Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. ardreader RT ize ocument Number Rev TUN K I O T9N-H--P.9.T0 erial EEPROM /M LE Orange ~0m RLE LE_ K R R-P LE-Y-9-P.009.H0 N =.9.E0 ate: Wednesday, July 0, 00 heet of

FOXCONN. Schematics Page Index (Title / Revision / Change Date) Title of Schematics Page. Project Code & Schematics Subject: PCB P/N:

FOXCONN. Schematics Page Index (Title / Revision / Change Date) Title of Schematics Page. Project Code & Schematics Subject: PCB P/N: Page 0 0 0 0 0 0 0 0 09 0 9 0 9 0 9 0 chematics Page Index ( / Revision / hange ate) of chematics Page Page chematics Page Index LOK IRM N (MI,PE,FI) N (LK,MI,JT) N (R) N (POWER) N (RPHI POWER) 9 N (N)

Διαβάστε περισσότερα

Intel CPU. Penryn SV 3,4,5. FSB 800/1066MHz. Cantiga-PM. nvidia INTEGRATED GRAHPICS LVDS, CRT I/F. PCIE x 16 6,7,8,9,10,11 C-LINK INTEL ICH9-M

Intel CPU. Penryn SV 3,4,5. FSB 800/1066MHz. Cantiga-PM. nvidia INTEGRATED GRAHPICS LVDS, CRT I/F. PCIE x 16 6,7,8,9,10,11 C-LINK INTEL ICH9-M /MM M/M Pro/x RJ ONN RJ ONN LIN OUT MI IN INTRNL MI VIT lock iagram lock enerator ILPR RII /00 lot 0 RII /00 Realtek RT lot Realtek RTL0-R 0/00 MOM MOM X0-Z H UIO O X0-Z RII /00 hannel R II /00 hannel

Διαβάστε περισσότερα

Spears Intel UMA Block Diagram

Spears Intel UMA Block Diagram pears Intel UM lock iagram 00/0/ PU / IL LK N ILPR Intel PU Merom M F:MHz/00MHz,, Project code :.W00.00 P P/N : 0 Revision : - INPUT OUTPUT TOUT _OR YTM / TP R RT RT INPUT OUTPUT Host U /MHz LV L TOUT

Διαβάστε περισσότερα

2 HBU Intel UMA Block Diagram. Intel CPU. Penryn SV 3,4,5. FSB 800/1066MHz RGB CRT. Cantiga-GM/GL AGTL+ CPU I/F

2 HBU Intel UMA Block Diagram. Intel CPU. Penryn SV 3,4,5. FSB 800/1066MHz RGB CRT. Cantiga-GM/GL AGTL+ CPU I/F /MM M/M Pro/x RJ ONN RJ ONN LIN OUT MI IN INTRNL MI HU- Intel UM lock iagram lock enerator ILPR RII /00 lot 0 RII /00 Realtek RT lot Realtek RTL0T 0/00 MOM MOM X0-Z H UIO O X0-Z RII /00 hannel R II /00

Διαβάστε περισσότερα

STAR (Federer) 1.0 Page Modified: Thursday, March 18, :24:40

STAR (Federer) 1.0 Page Modified: Thursday, March 18, :24:40 0 -- OVER HEET 0 -- YTEM LOK RM 0 -- LOK MP 0 -- POWER MP 0 -- POWER EQUENY RM 0 -- POWER EQUENY TMN 0 -- MU MP 0 -- alpella (M,PE,F) 0 -- alpella (LK,M,JT) 0 -- alpella (R) -- alpella (POWER/N) -- alpella

Διαβάστε περισσότερα

Thermal Sensor LM26 5. Keyboard Light 12.1'' XGA LCD 19 LVDS CRT SELECTION RGB CRT USB 2.0 CH3 RICOH R5C847 IEEE1394 CONN. Cardbus + SD Card +

Thermal Sensor LM26 5. Keyboard Light 12.1'' XGA LCD 19 LVDS CRT SELECTION RGB CRT USB 2.0 CH3 RICOH R5C847 IEEE1394 CONN. Cardbus + SD Card + March ' Thermal ensor MX0 LM I us / M us us witch I HP OUT MI ONN for ali Int. MI for K- MI IN Mus UNUFFR R OIMM Normal ocket 00-PIN R OIMM UNUFFR R OIMM Reverse ocket T H OP MP MX99 9 H UIO O 9JP,, M

Διαβάστε περισσότερα

COMPONENTS LIST BASE COMPONENTS

COMPONENTS LIST BASE COMPONENTS ITLIN TEHNOLOGY grifo PPENIX : R SSEMLY The GP F can be ordered in two different mode: completely mounted, tested and ready to use or in assembly kit. In this final condition the user can directly use

Διαβάστε περισσότερα

Garda-5 Block Diagram

Garda-5 Block Diagram arda- lock iagram LK N. I YTM / Yonah (RTMT-00/YR00) TPRR P TKUP INPUT OUTPUT, R x RJ MOM M ard /MHz Mobile PU TL+ PT /MHz TI R0M U,,,, 0 LV R RT N FIR Project code:.q0.00 P P/N :.Q0.XXX RVIION : 00- (Hannstar,

Διαβάστε περισσότερα

Page of schematic page Rev. ate 0 0 0 0 0 0 0 0 0 0 0 0 Index lock iagram hange ist IR PROOR /(MI&HOT&PI) PROOR /(R) PROOR /(POWR) PROOR /() PH / (MI&VIO) PH / (T/P/zalia) PH / (PI/PI/K/U) PH / (PIO) PH

Διαβάστε περισσότερα

PROJECT : CHICAGO (For Intel Huron River Platform)

PROJECT : CHICAGO (For Intel Huron River Platform) PROJET : HO (For ntel Huron River Platform) 0 -- OVER HEET 0 -- YTEM LOK RM 0 -- LOK MP 0 -- POWER EQUENY RM 0 -- POWER MP 0 -- MU MP 0 -- lank 0 -- N/TT 0 -- PWR_HRE 0 -- PWR_V/.V -- PWR_VP -- PWR_.V/0.

Διαβάστε περισσότερα

Electrical Specifications at T AMB =25 C DC VOLTS (V) MAXIMUM POWER (dbm) DYNAMIC RANGE IP3 (dbm) (db) Output (1 db Comp.) at 2 f U. Typ.

Electrical Specifications at T AMB =25 C DC VOLTS (V) MAXIMUM POWER (dbm) DYNAMIC RANGE IP3 (dbm) (db) Output (1 db Comp.) at 2 f U. Typ. Surface Mount Monolithic Amplifiers High Directivity, 50Ω, 0.5 to 5.9 GHz Features 3V & 5V operation micro-miniature size.1"x.1" no external biasing circuit required internal DC blocking at RF input &

Διαβάστε περισσότερα

RSDW08 & RDDW08 series

RSDW08 & RDDW08 series /,, MODEL SELECTION TABLE INPUT ORDER NO. INPUT VOLTAGE (RANGE) NO LOAD INPUT CURRENT FULL LOAD VOLTAGE CURRENT EFFICIENCY (Typ.) CAPACITOR LOAD (MAX.) RSDW08F-03 344mA 3.3V 2000mA 80% 2000μF RSDW08F-05

Διαβάστε περισσότερα

INDEX HOESUNG COIL PARTS

INDEX HOESUNG COIL PARTS 1. Metal Molding High Current SMD Power Inductor PART NO DEMINSION(mm) Inductance Range Rated DC Current Page MMI 06518 SERIES 6.5 7.1 1.8 1.0uH ~ 4.7uH 9.8A ~ 5.0A 5 MMI 06524 SERIES 6.5 7.1 2.4 0.47uH

Διαβάστε περισσότερα

DC-DC Constant Current Step-Down LED driver LDD-300L LDD-350L LDD-500L LDD-600L LDD-700L CURRENT RANGE

DC-DC Constant Current Step-Down LED driver LDD-300L LDD-350L LDD-500L LDD-600L LDD-700L CURRENT RANGE SPECIFICATION ORDER NO. LDD-00L LDD-0L LDD-00L LDD-00L LDD-700L CURRENT RANGE 00mA 0mA 00mA VOLTAGE RANGE Note. ~ VDC for LDD-00~700L/LW ; ~ 8VDC for LDD-00~700LS CURRENT ACCURACY (Typ.) ±% at VDC input

Διαβάστε περισσότερα

SPBW06 & DPBW06 series

SPBW06 & DPBW06 series /,, MODEL SELECTION TABLE INPUT ORDER NO. INPUT VOLTAGE (RANGE) NO LOAD INPUT CURRENT FULL LOAD VOLTAGE CURRENT EFFICIENCY (TYP.) CAPACITOR LOAD (MAX.) SPBW06F-03 310mA 3.3V 0 ~ 1500mA 81% 4700μF SPBW06F-05

Διαβάστε περισσότερα

Modbus basic setup notes for IO-Link AL1xxx Master Block

Modbus basic setup notes for IO-Link AL1xxx Master Block n Modbus has four tables/registers where data is stored along with their associated addresses. We will be using the holding registers from address 40001 to 49999 that are R/W 16 bit/word. Two tables that

Διαβάστε περισσότερα

15W DIN Rail Type DC-DC Converter. DDR-15 s e r i e s. File Name:DDR-15-SPEC

15W DIN Rail Type DC-DC Converter. DDR-15 s e r i e s. File Name:DDR-15-SPEC DIN Rail Type DC-DC Converter ± : DIN Rail Type DC-DC Converter SPECIFICATION MODEL OUTPUT INPUT PROTECTION ENVIRONMENT SAFETY & EMC (Note 5) OTHERS NOTE DC VOLTAGE RATED CURRENT CURRENT RANGE RATED POWER

Διαβάστε περισσότερα

CHAPTER 25 SOLVING EQUATIONS BY ITERATIVE METHODS

CHAPTER 25 SOLVING EQUATIONS BY ITERATIVE METHODS CHAPTER 5 SOLVING EQUATIONS BY ITERATIVE METHODS EXERCISE 104 Page 8 1. Find the positive root of the equation x + 3x 5 = 0, correct to 3 significant figures, using the method of bisection. Let f(x) =

Διαβάστε περισσότερα

15W DIN Rail Type DC-DC Converter. DDR-15 series. File Name:DDR-15-SPEC

15W DIN Rail Type DC-DC Converter. DDR-15 series. File Name:DDR-15-SPEC DIN Rail Type DC-DC Converter ± : DIN Rail Type DC-DC Converter SPECIFICATION MODEL OUTPUT INPUT PROTECTION ENVIRONMENT SAFETY & EMC (Note 5) OTHERS DC VOLTAGE RATED CURRENT CURRENT RANGE RATED POWER RIPPLE

Διαβάστε περισσότερα

DC-DC Constant Current Step-Down LED driver LDD-300L LDD-350L LDD-500L LDD-600L LDD-700L CURRENT RANGE

DC-DC Constant Current Step-Down LED driver LDD-300L LDD-350L LDD-500L LDD-600L LDD-700L CURRENT RANGE SPECIFICATION ORDER NO. LDD-00L LDD-0L LDD-00L LDD-00L LDD-700L CURRENT RANGE 00mA 0mA 00mA 00mA VOLTAGE RANGE Note. ~ VDC for LDD-00~700L/LW ; ~ 8VDC for LDD-00~700LS CURRENT ACCURACY (Typ.) ±% at VDC

Διαβάστε περισσότερα

Series AM2DZ 2 Watt DC-DC Converter

Series AM2DZ 2 Watt DC-DC Converter s Single output FEATURES: RoHS Compliant Operating temperature -40 o C to + 85 o C Low ripple and noise Pin compatible with multiple manufacturers High efficiency up to 82% Input / Output Isolation 1000,3000,

Διαβάστε περισσότερα

Monolithic Crystal Filters (M.C.F.)

Monolithic Crystal Filters (M.C.F.) Monolithic Crystal Filters (M.C.F.) MCF (MONOLITHIC CRYSTAL FILTER) features high quality quartz resonators such as sharp cutoff characteristics, low loss, good inter-modulation and high stability over

Διαβάστε περισσότερα

LTC RO R 2 RE 3 DE 1 RO 2 3 DE 4 DI 2000 FEET OF TWISTED-PAIR WIRE 7 RECEIVER INPUT DI. 4.7nF RO

LTC RO R 2 RE 3 DE 1 RO 2 3 DE 4 DI 2000 FEET OF TWISTED-PAIR WIRE 7 RECEIVER INPUT DI. 4.7nF RO µ µ µ LTC1487 µ µ TYPICL PPLICTI UO LTC1487 LTC1487 1 2 E 3 7 4 D 6 12Ω 2 FEET OF TWISTED-PI WIE 33Ω 7 12Ω 6 D 1 2 E 3 4 ECEIVE INPUT 4.7nF EQUIVLENT LOD OF 256 LTC1487 TNSCEIVES LTC1487 T1 LTC1487 T2

Διαβάστε περισσότερα

ΚΥΠΡΙΑΚΗ ΕΤΑΙΡΕΙΑ ΠΛΗΡΟΦΟΡΙΚΗΣ CYPRUS COMPUTER SOCIETY ΠΑΓΚΥΠΡΙΟΣ ΜΑΘΗΤΙΚΟΣ ΔΙΑΓΩΝΙΣΜΟΣ ΠΛΗΡΟΦΟΡΙΚΗΣ 19/5/2007

ΚΥΠΡΙΑΚΗ ΕΤΑΙΡΕΙΑ ΠΛΗΡΟΦΟΡΙΚΗΣ CYPRUS COMPUTER SOCIETY ΠΑΓΚΥΠΡΙΟΣ ΜΑΘΗΤΙΚΟΣ ΔΙΑΓΩΝΙΣΜΟΣ ΠΛΗΡΟΦΟΡΙΚΗΣ 19/5/2007 Οδηγίες: Να απαντηθούν όλες οι ερωτήσεις. Αν κάπου κάνετε κάποιες υποθέσεις να αναφερθούν στη σχετική ερώτηση. Όλα τα αρχεία που αναφέρονται στα προβλήματα βρίσκονται στον ίδιο φάκελο με το εκτελέσιμο

Διαβάστε περισσότερα

NMBTC.COM /

NMBTC.COM / Common Common Vibration Test:... Conforms to JIS C 60068-2-6, Amplitude: 1.5mm, Frequency 10 to 55 Hz, 1 hour in each of the X, Y and Z directions. Shock Test:...Conforms to JIS C 60068-2-27, Acceleration

Διαβάστε περισσότερα

NEC Silicon RFIC Amplifiers Low Power, Wideband & SiGe/SiGeC

NEC Silicon RFIC Amplifiers Low Power, Wideband & SiGe/SiGeC NEC Silicon RFIC Amplifiers Low Power, Wideband & SiGe/SiGeC Low Power Amplifiers ELECTRICAL CHARACTERISTICS (TA = 25 C) Range VCC ICC NF Gain RLIN RLOUT PdB ISOL @ 3dB (V) (ma) (dbm) Part down Package

Διαβάστε περισσότερα

LS01-15B09SS LS01-15B12SS LS01-15B15SS LS01-15B24SS LS03-15B03SR2S LS03-15B05SR2S LS03-15B09SR2S LS03-15B12SR2S LS03-15B15SR2S LS03-15B24SR2S

LS01-15B09SS LS01-15B12SS LS01-15B15SS LS01-15B24SS LS03-15B03SR2S LS03-15B05SR2S LS03-15B09SR2S LS03-15B12SR2S LS03-15B15SR2S LS03-15B24SR2S LS0 SS & LS0RS _ onverter. W SIP economic LS series.... W High performance & compact size series.... W ~0V wide input voltage LH series.... W 0 Low temperature & high reliability L0_LT series.... 00W LH

Διαβάστε περισσότερα

DISPLAY SUPPLY: FILTER STANDBY

DISPLAY SUPPLY: FILTER STANDBY ircuit iagrams and PW Layouts. ircuit iagrams and PW Layouts J.0 P. 0 isplay Supply P: ilter Standby MNS NPUT -Vac 00 P-V- V_OT 0 0 0 0 0 0 0 0 SPLY SUPPLY: LT STNY 0 M0 V 0 T,/0V MSU -VOLTS NOML... STNY

Διαβάστε περισσότερα

LGA H61 + DDR3 SHEET

LGA H61 + DDR3 SHEET VS-00 Pro Rev:. LG H R SHEET TITLE SHEET TITLE 0 0 0 0 0 0 0 0 0 0 0 OVER SHEET LOK IGRM POWER SEQUENE- POWER SEQUENE- POWER MP- POWER MP- PU LG_R_/ PU LG_PEG/FI/VI_/ PU LG_POWER / PU LG_GN/RSV_/ RIII

Διαβάστε περισσότερα

Instruction Execution Times

Instruction Execution Times 1 C Execution Times InThisAppendix... Introduction DL330 Execution Times DL330P Execution Times DL340 Execution Times C-2 Execution Times Introduction Data Registers This appendix contains several tables

Διαβάστε περισσότερα

EE512: Error Control Coding

EE512: Error Control Coding EE512: Error Control Coding Solution for Assignment on Finite Fields February 16, 2007 1. (a) Addition and Multiplication tables for GF (5) and GF (7) are shown in Tables 1 and 2. + 0 1 2 3 4 0 0 1 2 3

Διαβάστε περισσότερα

Technical Specifications

Technical Specifications FLX-8X8A Chassis Technical Specifications Modular Input Cards... FLX-BI4, FLX-DI4, FLX-HI4, FLX-RI4 Analog Audio... Balanced or Unbalanced Stereo Audio (20 Hz to 20 khz) Supported Outputs Modular Output

Διαβάστε περισσότερα

Εργαστήριο Ανάπτυξης Εφαρμογών Βάσεων Δεδομένων. Εξάμηνο 7 ο

Εργαστήριο Ανάπτυξης Εφαρμογών Βάσεων Δεδομένων. Εξάμηνο 7 ο Εργαστήριο Ανάπτυξης Εφαρμογών Βάσεων Δεδομένων Εξάμηνο 7 ο Procedures and Functions Stored procedures and functions are named blocks of code that enable you to group and organize a series of SQL and PL/SQL

Διαβάστε περισσότερα

Multilayer Ceramic Chip Capacitors

Multilayer Ceramic Chip Capacitors FEATURES X7R, X6S, X5R AND Y5V DIELECTRICS HIGH CAPACITANCE DENSITY ULTRA LOW ESR & ESL EXCELLENT MECHANICAL STRENGTH NICKEL BARRIER TERMINATIONS RoHS COMPLIANT SAC SOLDER COMPATIBLE* Temperature Coefficient

Διαβάστε περισσότερα

Finite Field Problems: Solutions

Finite Field Problems: Solutions Finite Field Problems: Solutions 1. Let f = x 2 +1 Z 11 [x] and let F = Z 11 [x]/(f), a field. Let Solution: F =11 2 = 121, so F = 121 1 = 120. The possible orders are the divisors of 120. Solution: The

Διαβάστε περισσότερα

65W PWM Output LED Driver. IDLV-65 series. File Name:IDLV-65-SPEC

65W PWM Output LED Driver. IDLV-65 series. File Name:IDLV-65-SPEC ~ A File Name:IDLV65SPEC 07050 SPECIFICATION MODEL OUTPUT OTHERS NOTE DC VOLTAGE RATED CURRENT RATED POWER DIMMING RANGE VOLTAGE TOLERANCE PWM FREQUENCY (Typ.) SETUP TIME Note. AUXILIARY DC OUTPUT Note.

Διαβάστε περισσότερα

ichip CO2128 with EBI Flash and Siemens HC25 GSM Modem

ichip CO2128 with EBI Flash and Siemens HC25 GSM Modem Reference Design ichip CO with EBI Flash and Siemens HC GSM Modem Revision History Version Date Description.0 May 00 Initial version.0 September 00 Changed from Mb Flash to Mb Flash Introduction This Reference

Διαβάστε περισσότερα

ANSWERSHEET (TOPIC = DIFFERENTIAL CALCULUS) COLLECTION #2. h 0 h h 0 h h 0 ( ) g k = g 0 + g 1 + g g 2009 =?

ANSWERSHEET (TOPIC = DIFFERENTIAL CALCULUS) COLLECTION #2. h 0 h h 0 h h 0 ( ) g k = g 0 + g 1 + g g 2009 =? Teko Classes IITJEE/AIEEE Maths by SUHAAG SIR, Bhopal, Ph (0755) 3 00 000 www.tekoclasses.com ANSWERSHEET (TOPIC DIFFERENTIAL CALCULUS) COLLECTION # Question Type A.Single Correct Type Q. (A) Sol least

Διαβάστε περισσότερα

Multilayer Ceramic Chip Capacitors

Multilayer Ceramic Chip Capacitors FEATURES X7R, X6S, X5R AND Y5V DIELECTRICS HIGH CAPACITANCE DENSITY ULTRA LOW ESR & ESL EXCELLENT MECHANICAL STRENGTH NICKEL BARRIER TERMINATIONS RoHS COMPLIANT SAC SOLDER COMPATIBLE* PART NUMBER SYSTEM

Διαβάστε περισσότερα

SMD Transient Voltage Suppressors

SMD Transient Voltage Suppressors SMD Transient Suppressors Feature Full range from 0 to 22 series. form 4 to 60V RMS ; 5.5 to 85Vdc High surge current ability Bidirectional clamping, high energy Fast response time

Διαβάστε περισσότερα

Surface Mount Multilayer Chip Capacitors for Commodity Solutions

Surface Mount Multilayer Chip Capacitors for Commodity Solutions Surface Mount Multilayer Chip Capacitors for Commodity Solutions Below tables are test procedures and requirements unless specified in detail datasheet. 1) Visual and mechanical 2) Capacitance 3) Q/DF

Διαβάστε περισσότερα

0.635mm Pitch Board to Board Docking Connector. Lead-Free Compliance

0.635mm Pitch Board to Board Docking Connector. Lead-Free Compliance .635mm Pitch Board to Board Docking Connector Lead-Free Compliance MINIDOCK SERIES MINIDOCK SERIES Features Specifications Application.635mm Pitch Connector protected by Diecasted Zinc Alloy Metal Shell

Διαβάστε περισσότερα

Distributed by: www.jameco.com -800-83-4242 The content and copyrights of the attached material are the property of its owner. Single-Chip Voice Record/Playback Devices 60-, 75-, 90-, and 20-Second Durations

Διαβάστε περισσότερα

C.S. 430 Assignment 6, Sample Solutions

C.S. 430 Assignment 6, Sample Solutions C.S. 430 Assignment 6, Sample Solutions Paul Liu November 15, 2007 Note that these are sample solutions only; in many cases there were many acceptable answers. 1 Reynolds Problem 10.1 1.1 Normal-order

Διαβάστε περισσότερα

MIL-DTL Micro-D Connector R04J Series Straight to PCB Type

MIL-DTL Micro-D Connector R04J Series Straight to PCB Type MIL-TL-353 Micro- onnector R4J Series Straight to P Type Specication MIL-TL-353 Micro- onnector nvironment temperature: ~ Vibration: Hz~Hz, 6m/s Random vibration: Power spectrum density.4g Hz root mean

Διαβάστε περισσότερα

+3V3 Supply. +3V0 Flash + VCCPGMy +2V5 FPGA VCC + FPGA I/O +1V1 FPGA Core. Overview. abaxor engineering GmbH

+3V3 Supply. +3V0 Flash + VCCPGMy +2V5 FPGA VCC + FPGA I/O +1V1 FPGA Core. Overview. abaxor engineering GmbH 6 7 8 Supply +V0 Flash + PGMy +V FPG + FPG I/O +V FPG ore Overview 6 7 8 6 7 8 I0NK_ IO H IO P IO L IO J VRFN0 N IO/IFFIO_TX_L9N/IFFOUT_L9N IO/IFFIO_RX_L0N/IFFOUT_L0N/QL J IO/IFFIO_TX_L9P/IFFOUT_L9P/QL

Διαβάστε περισσότερα

Capacitors - Capacitance, Charge and Potential Difference

Capacitors - Capacitance, Charge and Potential Difference Capacitors - Capacitance, Charge and Potential Difference Capacitors store electric charge. This ability to store electric charge is known as capacitance. A simple capacitor consists of 2 parallel metal

Διαβάστε περισσότερα

MAX4147ESD PART 14 SO TOP VIEW. Maxim Integrated Products 1 MAX4147 EVALUATION KIT AVAILABLE ; Rev 1; 11/96 V CC V EE OUT+ IN+ R t SENSE IN-

MAX4147ESD PART 14 SO TOP VIEW. Maxim Integrated Products 1 MAX4147 EVALUATION KIT AVAILABLE ; Rev 1; 11/96 V CC V EE OUT+ IN+ R t SENSE IN- -; Rev ; / EVALUATION KIT AVAILABLE µ µ PART ESD TEMP. RANGE - C to +5 C PPACKAGE SO TOP VIEW V EE V CC SENSE+ SENSE- R t R t R t R t MAX SENSE OUT SENSE+ SENSE- N.C. SHDN N.C. 3 5 R f R G R f 3 VDSL TRANSFORMER

Διαβάστε περισσότερα

ITU-R BT ITU-R BT ( ) ITU-T J.61 (

ITU-R BT ITU-R BT ( ) ITU-T J.61 ( ITU-R BT.439- ITU-R BT.439- (26-2). ( ( ( ITU-T J.6 ( ITU-T J.6 ( ( 2 2 2 3 ITU-R BT.439-2 4 3 4 K : 5. ITU-R BT.24 :. ITU-T J.6. : T u ( ) () (S + L = M) :A :B :C : D :E :F :G :H :J :K :L :M :S :Tsy :Tlb

Διαβάστε περισσότερα

CYTA Cloud Server Set Up Instructions

CYTA Cloud Server Set Up Instructions CYTA Cloud Server Set Up Instructions ΕΛΛΗΝΙΚΑ ENGLISH Initial Set-up Cloud Server To proceed with the initial setup of your Cloud Server first login to the Cyta CloudMarketPlace on https://cloudmarketplace.cyta.com.cy

Διαβάστε περισσότερα

65W PWM Output LED Driver. IDPV-65 series. File Name:IDPV-65-SPEC

65W PWM Output LED Driver. IDPV-65 series. File Name:IDPV-65-SPEC IDPV65 series ~ A File Name:IDPV65SPEC 07060 IDPV65 series SPECIFICATION MODEL OUTPUT OTHERS NOTE DC VOLTAGE RATED CURRENT RATED POWER DIMMING RANGE VOLTAGE TOLERANCE PWM FREQUENCY (Typ.) SETUP TIME Note.

Διαβάστε περισσότερα

Mock Exam 7. 1 Hong Kong Educational Publishing Company. Section A 1. Reference: HKDSE Math M Q2 (a) (1 + kx) n 1M + 1A = (1) =

Mock Exam 7. 1 Hong Kong Educational Publishing Company. Section A 1. Reference: HKDSE Math M Q2 (a) (1 + kx) n 1M + 1A = (1) = Mock Eam 7 Mock Eam 7 Section A. Reference: HKDSE Math M 0 Q (a) ( + k) n nn ( )( k) + nk ( ) + + nn ( ) k + nk + + + A nk... () nn ( ) k... () From (), k...() n Substituting () into (), nn ( ) n 76n 76n

Διαβάστε περισσότερα

Potential Dividers. 46 minutes. 46 marks. Page 1 of 11

Potential Dividers. 46 minutes. 46 marks. Page 1 of 11 Potential Dividers 46 minutes 46 marks Page 1 of 11 Q1. In the circuit shown in the figure below, the battery, of negligible internal resistance, has an emf of 30 V. The pd across the lamp is 6.0 V and

Διαβάστε περισσότερα

ECE 308 SIGNALS AND SYSTEMS FALL 2017 Answers to selected problems on prior years examinations

ECE 308 SIGNALS AND SYSTEMS FALL 2017 Answers to selected problems on prior years examinations ECE 308 SIGNALS AND SYSTEMS FALL 07 Answers to selected problems on prior years examinations Answers to problems on Midterm Examination #, Spring 009. x(t) = r(t + ) r(t ) u(t ) r(t ) + r(t 3) + u(t +

Διαβάστε περισσότερα

Matrices and Determinants

Matrices and Determinants Matrices and Determinants SUBJECTIVE PROBLEMS: Q 1. For what value of k do the following system of equations possess a non-trivial (i.e., not all zero) solution over the set of rationals Q? x + ky + 3z

Διαβάστε περισσότερα

First Sensor Quad APD Data Sheet Part Description QA TO Order #

First Sensor Quad APD Data Sheet Part Description QA TO Order # Responsivity (/W) First Sensor Quad PD Data Sheet Features Description pplication Pulsed 16 nm laser detection RoHS 211/65/EU Light source positioning Laser alignment ø mm total active area Segmented in

Διαβάστε περισσότερα

Rating to Unit ma ma mw W C C. Unit Forward voltage Zener voltage. Condition

Rating to Unit ma ma mw W C C. Unit Forward voltage Zener voltage. Condition MA MA Series Silicon planer e For stabilization of power supply ø.56. Unit : mm Features Color indication of VZ rank classification High reliability because of combination of a planer chip and glass seal

Διαβάστε περισσότερα

3 V, 900 MHz LOW NOISE SI MMIC AMPLIFIER

3 V, 900 MHz LOW NOISE SI MMIC AMPLIFIER V, 9 MHz LOW NOISE SI MMIC AMPLIFIER UPC78T FEATURES.8 db NOISE FIGURE LOW VOLTAGE - LOW CURRENT: ma at V LOW POWER CONSUMPTION: 8 mw TYP SUPER SMALL PACKAGE TAPE AND REEL PACKAGING OPTION AVAILABLE DESCRIPTION

Διαβάστε περισσότερα

Smaller. 6.3 to 100 After 1 minute's application of rated voltage at 20 C, leakage current is. not more than 0.03CV or 4 (µa), whichever is greater.

Smaller. 6.3 to 100 After 1 minute's application of rated voltage at 20 C, leakage current is. not more than 0.03CV or 4 (µa), whichever is greater. Low Impedance, For Switching Power Supplies Low impedance and high reliability withstanding 5000 hours load life at +05 C (3000 / 2000 hours for smaller case sizes as specified below). Capacitance ranges

Διαβάστε περισσότερα

CSR series. Thick Film Chip Resistor Current Sensing Type FEATURE PART NUMBERING SYSTEM ELECTRICAL CHARACTERISTICS

CSR series. Thick Film Chip Resistor Current Sensing Type FEATURE PART NUMBERING SYSTEM ELECTRICAL CHARACTERISTICS FEATURE Operating Temperature: -55 ~ +155 C 3 Watts power rating in 1 Watt size, 1225 package High purity alumina substrate for high power dissipation Long side terminations with higher power rating PART

Διαβάστε περισσότερα

!!! )!)(!,!! )!! )! (!!)!

!!! )!)(!,!! )!! )! (!!)! ! # %&!!!!! # %& (!!! # %&! ( ) # %&!! )! )!!!!! (! )! +!!! )!)(!,!! )!! )! (!!)!!!!,!!!!! + (!!)! ).!!!)( / ) 0!!!!!!! + (!!!,! + ( ( 5 % 6! & ) & 7 8!+ 9 ## 78 ## # #5! 7! /, #:6 ;! 7 )! & 9 ) 5< 7 )

Διαβάστε περισσότερα

IDPV-45 series. 45W PWM Output LED Driver. File Name:IDPV-45-SPEC S&E

IDPV-45 series. 45W PWM Output LED Driver. File Name:IDPV-45-SPEC S&E IDPV5 series S&E ~ A File Name:IDPV5SPEC 0805 IDPV5 series SPECIFICATION MODEL OUTPUT INPUT OTHERS NOTE DC VOLTAGE RATED CURRENT RATED POWER DIMMING RANGE VOLTAGE TOLERANCE PWM FREQUENCY (Typ.) SETUP TIME

Διαβάστε περισσότερα

Section 8.3 Trigonometric Equations

Section 8.3 Trigonometric Equations 99 Section 8. Trigonometric Equations Objective 1: Solve Equations Involving One Trigonometric Function. In this section and the next, we will exple how to solving equations involving trigonometric functions.

Διαβάστε περισσότερα

Econ 2110: Fall 2008 Suggested Solutions to Problem Set 8 questions or comments to Dan Fetter 1

Econ 2110: Fall 2008 Suggested Solutions to Problem Set 8  questions or comments to Dan Fetter 1 Eon : Fall 8 Suggested Solutions to Problem Set 8 Email questions or omments to Dan Fetter Problem. Let X be a salar with density f(x, θ) (θx + θ) [ x ] with θ. (a) Find the most powerful level α test

Διαβάστε περισσότερα

Approximation of distance between locations on earth given by latitude and longitude

Approximation of distance between locations on earth given by latitude and longitude Approximation of distance between locations on earth given by latitude and longitude Jan Behrens 2012-12-31 In this paper we shall provide a method to approximate distances between two points on earth

Διαβάστε περισσότερα

2.5 GHz SILICON MMIC WIDE-BAND AMPLIFIER

2.5 GHz SILICON MMIC WIDE-BAND AMPLIFIER . GHz SILICON MMIC WIDE-BAND AMPLIFIER UPC79T FEATURES WIDE FREQUENCY RESPONSE:. GHz 3 GAIN vs. FREQUENCY HIGH GAIN: 3 db (UPC79T) SATURATED OUTPUT POWER: +. dbm (UPC79T) INTERNAL CURRENT REGULATION MINIMIZES

Διαβάστε περισσότερα

3 V, 1500 MHz Si MMIC WIDEBAND AMPLIFIER

3 V, 1500 MHz Si MMIC WIDEBAND AMPLIFIER V, MHz Si MMIC WIDEBAND AMPLIFIER UPC7T FEATURES WIDE FREQUENCY RESPONSE: MHz LOW VOLTAGE OPERATION: V NOMINAL (. MIN) LOW POWER CONSUMPTION:. mw TYP SUPER SMALL PACKAGE TAPE AND REEL PACKAGING OPTION

Διαβάστε περισσότερα

Current Sensing Chip Resistor SMDL Series Size: 0201/0402/0603/0805/1206/1010/2010/2512/1225/3720/7520. official distributor of

Current Sensing Chip Resistor SMDL Series Size: 0201/0402/0603/0805/1206/1010/2010/2512/1225/3720/7520. official distributor of Product: Current Sensing Chip Resistor SMDL Series Size: 0201/0402/0603/0805/1206/1010/2010/2512/1225/3720/7520 official distributor of Current Sensing Chip Resistor (SMDL Series) 1. Features -3 Watts

Διαβάστε περισσότερα

ASL BS ,00 ASL BS ,00 ASL BS ,80 ASL BS ,60 ASL TP SET 1 817,20 ASL TP SET 2 997,20 ASL TP SET ,20

ASL BS ,00 ASL BS ,00 ASL BS ,80 ASL BS ,60 ASL TP SET 1 817,20 ASL TP SET 2 997,20 ASL TP SET ,20 www.asl-inter.com BASIC SERIES ASL BS 217 Κεντρική μονάδα intercom 2 καναλιών. Κάθε κανάλι διαθέτει φωτιζόμενο κουμπί Talk και Call και volume για τον έλεγχο της έντασης. Στην πίσω πλευρά διαθέτει μια

Διαβάστε περισσότερα

MOSFETs. MOSFETs. High Voltage MOSFET (THD Type) Max. Ratings R DS(ON) ( ) Q g (nc) Outline (Unit: mm) Type No.

MOSFETs. MOSFETs. High Voltage MOSFET (THD Type)   Max. Ratings R DS(ON) ( ) Q g (nc) Outline (Unit: mm) Type No. MOFETs High age MOFET (TH Type) Ratings R (ON) ( ) Q g (nc) BV I P (W) V I V KMB050N60P 60 50 1 0.018 0.022 10 25 32 10 KMB075N75P 75 75 190 0.013 0.017 10 37.5 85 10 KHB95NP 0 9.5 72 0.29 0.36 10 4.75

Διαβάστε περισσότερα

ichip CO2128 with EBI Flash and Siemens MC39i GSM Modem

ichip CO2128 with EBI Flash and Siemens MC39i GSM Modem Reference Design 0 ichip CO with EBI Flash and Siemens MCi GSM Modem Revision History Version Date Description.0 May 00 Initial version.0 September 00 Changed from Mb Flash to Mb Flash Introduction This

Διαβάστε περισσότερα

EE101: Resonance in RLC circuits

EE101: Resonance in RLC circuits EE11: Resonance in RLC circuits M. B. Patil mbatil@ee.iitb.ac.in www.ee.iitb.ac.in/~sequel Deartment of Electrical Engineering Indian Institute of Technology Bombay I V R V L V C I = I m = R + jωl + 1/jωC

Διαβάστε περισσότερα

Srednicki Chapter 55

Srednicki Chapter 55 Srednicki Chapter 55 QFT Problems & Solutions A. George August 3, 03 Srednicki 55.. Use equations 55.3-55.0 and A i, A j ] = Π i, Π j ] = 0 (at equal times) to verify equations 55.-55.3. This is our third

Διαβάστε περισσότερα

Inverse trigonometric functions & General Solution of Trigonometric Equations. ------------------ ----------------------------- -----------------

Inverse trigonometric functions & General Solution of Trigonometric Equations. ------------------ ----------------------------- ----------------- Inverse trigonometric functions & General Solution of Trigonometric Equations. 1. Sin ( ) = a) b) c) d) Ans b. Solution : Method 1. Ans a: 17 > 1 a) is rejected. w.k.t Sin ( sin ) = d is rejected. If sin

Διαβάστε περισσότερα

OWA-60E series IP67. 60W Single Output Moistureproof Adaptor. moistureproof. File Name:OWA-60E-SPEC

OWA-60E series IP67. 60W Single Output Moistureproof Adaptor. moistureproof. File Name:OWA-60E-SPEC Single Output Moistureproof Adaptor OWA-60E series IP67 Ⅱ Ⅱ moistureproof I File Name:OWA-60E-SPEC 0-04- Single Output Moistureproof Adaptor OWA-60E series SPECIFICATION MODEL OWA-60E- OWA-60E- OWA-60E-0

Διαβάστε περισσότερα

Math 6 SL Probability Distributions Practice Test Mark Scheme

Math 6 SL Probability Distributions Practice Test Mark Scheme Math 6 SL Probability Distributions Practice Test Mark Scheme. (a) Note: Award A for vertical line to right of mean, A for shading to right of their vertical line. AA N (b) evidence of recognizing symmetry

Διαβάστε περισσότερα

Current Sense Metal Strip Resistors (CSMS Series)

Current Sense Metal Strip Resistors (CSMS Series) Features: Range: 1mΩ to 100mΩ Low TCR as low as 75PPM High power rating Custom Values available RoHS Compliant and Halogen Free Operating Temperature: -55 C to +170 C Part Number Structure CSMS 0805 -

Διαβάστε περισσότερα

CSK series. Current Sensing Chip Resistor. Features. Applications. Construction FAITHFUL LINK

CSK series. Current Sensing Chip Resistor. Features. Applications. Construction FAITHFUL LINK CSK series Current Sensing Chip Resistor Features» 3 Watts power rating in 1 Watt size, 1225 Package» Low TCR of ±100 PPM/ C» Resistance values from 1m to 1 ohm» High purity alumina substrate for high

Διαβάστε περισσότερα

Section 7.6 Double and Half Angle Formulas

Section 7.6 Double and Half Angle Formulas 09 Section 7. Double and Half Angle Fmulas To derive the double-angles fmulas, we will use the sum of two angles fmulas that we developed in the last section. We will let α θ and β θ: cos(θ) cos(θ + θ)

Διαβάστε περισσότερα

TRC ELECTRONICS, INC LED Driver Constant Voltage 45W MEAN WELL IDLV-45 Series

TRC ELECTRONICS, INC LED Driver Constant Voltage 45W MEAN WELL IDLV-45 Series LED Driver Constant Voltage 5W MEAN WELL IDLV5 Series ~ A File Name:IDLV5SPEC 0707 TRC ELECTRONICS, INC..888.6.95 LED Driver Constant Voltage 5W MEAN WELL IDLV5 Series TRC ELECTRONICS, INC. SPECIFICATION

Διαβάστε περισσότερα

Phys460.nb Solution for the t-dependent Schrodinger s equation How did we find the solution? (not required)

Phys460.nb Solution for the t-dependent Schrodinger s equation How did we find the solution? (not required) Phys460.nb 81 ψ n (t) is still the (same) eigenstate of H But for tdependent H. The answer is NO. 5.5.5. Solution for the tdependent Schrodinger s equation If we assume that at time t 0, the electron starts

Διαβάστε περισσότερα

A, B. Before installation of the foam parts (A,B,C,D) into the chambers we put silicone around. We insert the foam parts in depth shown on diagram.

A, B. Before installation of the foam parts (A,B,C,D) into the chambers we put silicone around. We insert the foam parts in depth shown on diagram. Corner Joints Machining, Frame edge sealing. Page ID: frame01 D D C A, B A C B C A 20 60 Before installation of the foam parts (A,B,C,D) into the chambers we put silicone around. We insert the foam parts

Διαβάστε περισσότερα

ULX Wireless System USER GUIDE SUPPLEMENT RENSEIGNEMENT SUPPLÉMENTAIRES INFORMACION ADICIONAL. M1 ( MHz)

ULX Wireless System USER GUIDE SUPPLEMENT RENSEIGNEMENT SUPPLÉMENTAIRES INFORMACION ADICIONAL. M1 ( MHz) ULX Wireless System USER GUIDE SUPPLEMENT RENSEIGNEMENT SUPPLÉMENTAIRES INFORMACION ADICIONAL M1 (662 698 MHz) 2003, Shure Incorporated 27B8733A (Rev. 4) Printed in U.S.A. SPECIFICATIONS ULX1 Transmitter

Διαβάστε περισσότερα

FEATURE EXPANSION BOARD TYPE 2018 B658 PARTS LOCATION AND LIST

FEATURE EXPANSION BOARD TYPE 2018 B658 PARTS LOCATION AND LIST FEATURE EXPANSION BOARD TYPE 2018 B658 PARTS LOCATION AND LIST This section instructs you as to the numbers and names of parts on this machine. 1.RA2K Expansion Unit 1 (B658) Rev. 08/04/2004 B658 2 Parts

Διαβάστε περισσότερα

3 V, 900 MHz Si MMIC AMPLIFIER

3 V, 900 MHz Si MMIC AMPLIFIER V, 9 MHz Si MMIC AMPLIFIER UPC77T FEATURES LOW VOLTAGE - LOW CURRENT: ma at V LOW POWER CONSUMPTION: mw TYP SUPER SMALL PACKAGE TAPE AND REEL PACKAGING OPTION AVAILABLE DESCRIPTION The UPC77T is a Silicon

Διαβάστε περισσότερα

HOMEWORK 4 = G. In order to plot the stress versus the stretch we define a normalized stretch:

HOMEWORK 4 = G. In order to plot the stress versus the stretch we define a normalized stretch: HOMEWORK 4 Problem a For the fast loading case, we want to derive the relationship between P zz and λ z. We know that the nominal stress is expressed as: P zz = ψ λ z where λ z = λ λ z. Therefore, applying

Διαβάστε περισσότερα

VBA ΣΤΟ WORD. 1. Συχνά, όταν ήθελα να δώσω ένα φυλλάδιο εργασίας με ασκήσεις στους μαθητές έκανα το εξής: Version 25-7-2015 ΗΜΙΤΕΛΗΣ!!!!

VBA ΣΤΟ WORD. 1. Συχνά, όταν ήθελα να δώσω ένα φυλλάδιο εργασίας με ασκήσεις στους μαθητές έκανα το εξής: Version 25-7-2015 ΗΜΙΤΕΛΗΣ!!!! VBA ΣΤΟ WORD Version 25-7-2015 ΗΜΙΤΕΛΗΣ!!!! Μου παρουσιάστηκαν δύο θέματα. 1. Συχνά, όταν ήθελα να δώσω ένα φυλλάδιο εργασίας με ασκήσεις στους μαθητές έκανα το εξής: Εγραφα σε ένα αρχείο του Word τις

Διαβάστε περισσότερα

3.4 SUM AND DIFFERENCE FORMULAS. NOTE: cos(α+β) cos α + cos β cos(α-β) cos α -cos β

3.4 SUM AND DIFFERENCE FORMULAS. NOTE: cos(α+β) cos α + cos β cos(α-β) cos α -cos β 3.4 SUM AND DIFFERENCE FORMULAS Page Theorem cos(αβ cos α cos β -sin α cos(α-β cos α cos β sin α NOTE: cos(αβ cos α cos β cos(α-β cos α -cos β Proof of cos(α-β cos α cos β sin α Let s use a unit circle

Διαβάστε περισσότερα

Ceramic PTC Thermistor Overload Protection

Ceramic PTC Thermistor Overload Protection FEATURES compliant CPTD type are bare disc type CPTL type are leaded Low, medium and high voltage ratings Low resistance; Small size No need to reset supply after overload No noise generated Stable over

Διαβάστε περισσότερα

Project: 296 File: Title: CMC-E-600 ICD Doc No: Rev 2. Revision Date: 15 September 2010

Project: 296 File: Title: CMC-E-600 ICD Doc No: Rev 2. Revision Date: 15 September 2010 Project: 296 File: Title: CMC-E-600 ICD Doc No: 21029100-406 Rev 2. Revision Date: 15 September 2010 Contract No.: Revisions Table ECR/ECN LTR Description Date 0 Pre Contract draft 29 July 2010 1 Replace

Διαβάστε περισσότερα

Summary of Specifications

Summary of Specifications Snap Mount Large High CV High Ripple 85 C Temperature The series capacitors are the standard 85 C, large capacitance, snap-in capacitors from United Chemi-Con. The load life for the series is 2,000 hours

Διαβάστε περισσότερα

Polymer PTC Resettable Fuse: KMC Series

Polymer PTC Resettable Fuse: KMC Series Features 1. RoHS & Halogen-Free (HF) compliant 2. IA size: 0603, 0805, 1206, 1812 3. Hold current ratings from 0.05 to 3A 4. Voltage ratings from 6V computer and electronic applications to 60V 5. Small

Διαβάστε περισσότερα

THICK FILM LEAD FREE CHIP RESISTORS

THICK FILM LEAD FREE CHIP RESISTORS Features Suitable for lead free soldering. Compatible with flow and reflow soldering Applications Consumer Electronics Automotive industry Computer Measurement instrument Electronic watch and camera Configuration

Διαβάστε περισσότερα

! " # $ &,-" " (.* & -" " ( /* 0 (1 1* 0 - (* 0 #! - (#* 2 3( 4* 2 (* 2 5!! 3 ( * (7 4* 2 #8 (# * 9 : (* 9

!  # $ &,-  (.* & -  ( /* 0 (1 1* 0 - (* 0 #! - (#* 2 3( 4* 2 (* 2 5!! 3 ( * (7 4* 2 #8 (# * 9 : (* 9 "# " # $ "%%" & '" (' )' * & + (' )' * &,-" " (.* & -" " ( /* 0 (1 1* 0 - (* 0 # - (#* 2 # - (#* 2 3( 4* 2 (* 2 5 3 ( * 2 6 3 (7 4* 2 #8 (# * 9 : (* 9 #" " 5,1 < = " = #+ +# 9 ' :> # &? + # & ISD i " @

Διαβάστε περισσότερα

Applications. 100GΩ or 1000MΩ μf whichever is less. Rated Voltage Rated Voltage Rated Voltage

Applications. 100GΩ or 1000MΩ μf whichever is less. Rated Voltage Rated Voltage Rated Voltage Features Rated Voltage: 100 VAC, 4000VDC Chip Size:,,,,, 2220, 2225 Electrical Dielectric Code EIA IEC COG 1BCG Applications Modems LAN / WAN Interface Industrial Controls Power Supply Back-Lighting Inverter

Διαβάστε περισσότερα

SERIES DATASHEET INDUCTORS RF INDUCTORS (MRFI SERIES)

SERIES DATASHEET INDUCTORS RF INDUCTORS (MRFI SERIES) SERIES DATASHEET INDUCTORS RF INDUCTORS (MRFI SERIES) (8) 95-8365 venkel.com Features: RoHS Compliant and Halogen Free Good Q values High SRF range: 1nH to 47uH Tolerance: ±.2nH, ±.3nH, ±2%, ±5%, ±1% High

Διαβάστε περισσότερα

5V/9V/12V Output QC2.0+USB Auto Detect+USB-PD Type-C Application Report ACT4529

5V/9V/12V Output QC2.0+USB Auto Detect+USB-PD Type-C Application Report ACT4529 FEATURES 5V/9V/12V Output QC2.0+USB Auto Detect+USB-PD Type-C Application Report ACT4529 Wide input voltage range from 6V to 32V Transparent input voltage surge up to 40V QC2.0 decoding, 5V/9V/12V output

Διαβάστε περισσότερα

Section 9.2 Polar Equations and Graphs

Section 9.2 Polar Equations and Graphs 180 Section 9. Polar Equations and Graphs In this section, we will be graphing polar equations on a polar grid. In the first few examples, we will write the polar equation in rectangular form to help identify

Διαβάστε περισσότερα

1000 VDC 1250 VDC 125 VAC 250 VAC J K 125 VAC, 250 VAC

1000 VDC 1250 VDC 125 VAC 250 VAC J K 125 VAC, 250 VAC Metallized Polyester Film Capacitor Type: ECQE(F) Non-inductive construction using metallized Polyester film with flame retardant epoxy resin coating Features Self-healing property Excellent electrical

Διαβάστε περισσότερα

Long 3000 hour life at 105 C with high ripple current capability 2 and 3 pin versions available Can vent construction

Long 3000 hour life at 105 C with high ripple current capability 2 and 3 pin versions available Can vent construction TS-HA/HB Series 105 C, 3000 hours Long 3000 hour life at 105 C with high ripple current capability 2 and 3 pin versions available Can vent construction RoHS Compliant Rated Working Voltage: Operating Temperature:

Διαβάστε περισσότερα