FOXCONN. Schematics Page Index (Title / Revision / Change Date) Title of Schematics Page. Project Code & Schematics Subject: PCB P/N:

Μέγεθος: px
Εμφάνιση ξεκινά από τη σελίδα:

Download "FOXCONN. Schematics Page Index (Title / Revision / Change Date) Title of Schematics Page. Project Code & Schematics Subject: PCB P/N:"

Transcript

1 Page chematics Page Index ( / Revision / hange ate) of chematics Page Page chematics Page Index LOK IRM N (MI,PE,FI) N (LK,MI,JT) N (R) N (POWER) N (RPHI POWER) 9 N (N) 0 N (REERVE) PH (H,JT,T) PH (PI-E,MU,LK) PH (MI,FI,PM) PH (LV,I) PH (PI,U,NVRM) PH (PIO,V_NTF,RV) PH (POWER) / PH (POWER) / 9 PH (V) 0 RIII(O-IMM_0) / RIII M / RIII M / RIII M / RIII M / RIII M / TI V (PI-E) / TI V (trap) / TI V (I/O) / 9 TI V (Memory U) / 0 TI V (LV) / TI V (Power) / TI V (Power) / TI V (N) / H VRM(R) / H VRM(R) / H VRM(YP) / H VRM(R) / H VRM(R) / 9 H VRM(YP) / 0 RT LV Inverter HMI Project ode & chematics ubject: of chematics Page E + PI ROM E (PIO Extend) ebug Port FN T H T O amera tatus LE U.0 U.0 Mini-PIE ard (WLN) Mini-PIE ard (WWN) TPM luetooth onnector -ensor H/W Thermal Protect M to onn. Power esign iagram Identify I Y Power (+_V/+V) VTT&PH Power(+_0V) R Power(+_V/+0_V) Y Power(+_V) PU Power_VHORE V V Power(TI_V) Others power plane OVP protection HOLE &O History () History () History () History () P P/N: P. Leader heck by esign by FOXONN Index Page HON HI Precision Ind. o., Ltd. P - R& ivision ize ocument Number Rev ustom V00 MP M Thursday, January 0, 0 ate: heet of.

2 Huron River Platform+ TI Whistler/eymour iscrete raphic R VRM Whistler Mxbitx/Mxbx eymour Mxbitx dpu TI eymour XTX M (b x ) Whistler LP / (bx/bx) PIE X andy ridge- (N) Processor (W) -0 (0-pin ) O-IMM 0 0/ MHZ 0/ MHZ R(III) 0 pin 0/ MHZ / On oard XP ONN (EVT/VT only) PEI FI MI X Port Replicator HMI utton -Power -IT -Web(Wii) -VIO -O Eject RT Equalizer witchs -Performance TMIN/PEE -Wireless ON/OFF LEs -Power -harge -Performance TMIN/PEE -Keyboard num/caps/scr lk -H/Optical isc rive -Wireless -amera -M/ M HMI LV.'' 00 X 900 X On M/ Int. MI On LE RT Int. peaker P/ W TM LV TM RT udio odec w/ HWEQ RELTEK L o-lay L9 Headphone jack stereo On peed zalia On M_ E M ME09 w/pio Expander EE099 PH Intel ougar Point (U x ) (PIE x ) 99 m (T x ) mm X mm LP TPM L 9 TT. M0 M00 LP PI ystem IO M bit X attery I R0000NNF harger Q (.) ebug Port PIE(en ) U.0 T 0() none RI () (T0) RI () (T0,) /con RI (T0,) () /con RI* (T0,,,) H (T0) con RI module has controllers on a moudle On OK M T O H=9.mm 0 On OK be ontroller RELTEK RTLE Transformer LN HU(Marvell) ER-TFJ000 WLN/WiMX 9 Intel kilmer peak * WLN 0 U HU NE UP0-YEU- U Host NE UP000F-K- Memory ard controller RELTEK RT09 FingerPrint on FP amera luetooth WWN IM Transformer On OK Transformer Transformer U.0 * Port Replicator U.0 * M ard ard On M_ RJ cable RJ RJ P/ & U.0* HMI HMI -ensor LILHTR Touch P On M_ W/ ack light keyboard Lid witch Thermal ensor 09TUF (H/W shutdown) For PU LEs on LE FN PWM Thermal ensor 09TUF (H/W shutdown) For PU Light ensor witchs H00FV-TR switch on peed Thermal ensor WLW M jack st battery N nd battery N R U.0 U HU MI -In R LN HU U.0 U.0 U.0 U.0 iga LN iga LN Jack Port Replicator FOXONN HON HI Precision Ind. o., Ltd. P - R& ivision lock iagram ize ustom ocument Number V00 MP M Rev. ate: Thursday, January 0, 0 heet of

3 MI_TXN0 MI_TXN MI_TXN MI_TXN MI_TXP0 MI_TXP MI_TXP MI_TXP TP9 0MIL TP9 0MIL TP9 0MIL TP9 0MIL TP9 0MIL TP9 0MIL TP9 0MIL TP90 0MIL MI_TXN0 MI_TXN MI_TXN MI_TXN MI_TXP0 MI_TXP MI_TXP MI_TXP MI_RXN0 MI_RXN MI_RXN MI_RXN MI_RXP0 MI_RXP MI_RXP MI_RXP FI_TXN0 FI_TXN FI_TXN FI_TXN FI_TXN FI_TXN FI_TXN FI_TXN FI_TXP0 FI_TXP FI_TXP FI_TXP FI_TXP FI_TXP FI_TXP FI_TXP FI_FYN0 FI_FYN FI_INT FI_LYN0 FI_LYN MI_TXN0 MI_TXN MI_TXN MI_TXN MI_TXP0 MI_TXP MI_TXP MI_TXP MI_RXN0 MI_RXN MI_RXN MI_RXN MI_RXP0 MI_RXP MI_RXP MI_RXP FI_TXN0 FI_TXN FI_TXN FI_TXN FI_TXN FI_TXN FI_TXN FI_TXN FI_TXP0 FI_TXP FI_TXP FI_TXP FI_TXP FI_TXP FI_TXP FI_TXP FI_FYN0 FI_FYN FI_INT FI_LYN0 FI_LYN P_OMP mil mil U M MI_RX#[0] P MI_RX#[] P MI_RX#[] P0 MI_RX#[] N MI_RX[0] P MI_RX[] P MI_RX[] P MI_RX[] K MI_TX#[0] M MI_TX#[] N MI_TX#[] R MI_TX#[] K MI_TX[0] M MI_TX[] P MI_TX[] T MI_TX[] U FI0_TX#[0] W FI0_TX#[] W FI0_TX#[] FI0_TX#[] W FI_TX#[0] V FI_TX#[] Y FI_TX#[] 9 FI_TX#[] U FI0_TX[0] W0 FI0_TX[] W FI0_TX[] FI0_TX[] W FI_TX[0] T FI_TX[] FI_TX[] FI_TX[] FI0_FYN FI_FYN U FI_INT 0 FI0_LYN FI_LYN F ep_ompio ep_iompo ep_hp ep_ux# F ep_ux ep_tx#[0] ep_tx#[] E ep_tx#[] E ep_tx#[] ep_tx[0] ep_tx[] E0 ep_tx[] E ep_tx[] I_N P0 MI Intel(R) FI P PI EXPRE -- RPHI PE_IOMPI PE_IOMPO PE_ROMPO PE_RX#[0] PE_RX#[] PE_RX#[] PE_RX#[] PE_RX#[] PE_RX#[] PE_RX#[] PE_RX#[] PE_RX#[] PE_RX#[9] PE_RX#[0] PE_RX#[] PE_RX#[] PE_RX#[] PE_RX#[] PE_RX#[] PE_RX[0] PE_RX[] PE_RX[] PE_RX[] PE_RX[] PE_RX[] PE_RX[] PE_RX[] PE_RX[] PE_RX[9] PE_RX[0] PE_RX[] PE_RX[] PE_RX[] PE_RX[] PE_RX[] PE_TX#[0] PE_TX#[] PE_TX#[] PE_TX#[] PE_TX#[] PE_TX#[] PE_TX#[] PE_TX#[] PE_TX#[] PE_TX#[9] PE_TX#[0] PE_TX#[] PE_TX#[] PE_TX#[] PE_TX#[] PE_TX#[] PE_TX[0] PE_TX[] PE_TX[] PE_TX[] PE_TX[] PE_TX[] PE_TX[] PE_TX[] PE_TX[] PE_TX[9] PE_TX[0] PE_TX[] PE_TX[] PE_TX[] PE_TX[] PE_TX[] H J 9 0 H E K K K F H F K F H9 K F F J H M0 F0 9 J F E 9 K E K K0 0 K PE_OMP PE_RXN PE_RXN PE_RXN PE_RXN PE_RXN PE_RXN PE_RXN PE_RXN PE_RXN PE_RXN PE_RXN0 PE_RXN0 PE_RXN9 PE_RXN9 PE_RXN PE_RXN PE_RXN PE_RXN PE_RXN PE_RXN PE_RXN PE_RXN PE_RXN PE_RXN PE_RXN PE_RXN PE_RXN PE_RXN PE_RXN PE_RXN PE_RXN0 PE_RXN0 PE_RXP PE_RXP PE_RXP PE_RXP PE_RXP PE_RXP PE_RXP PE_RXP PE_RXP PE_RXP PE_RXP0 PE_RXP0 PE_RXP9 PE_RXP9 PE_RXP PE_RXP PE_RXP PE_RXP PE_RXP PE_RXP PE_RXP PE_RXP PE_RXP PE_RXP PE_RXP PE_RXP PE_RXP PE_RXP PE_RXP PE_RXP PE_RXP0 PE_RXP0 PE_TXN PE_TXN PE_TXN PE_TXN PE_TXN PE_TXN0 PE_TXN9 PE_TXN PE_TXN PE_TXN PE_TXN PE_TXN PE_TXN PE_TXN PE_TXN PE_TXN0 PE_TXP PE_TXP PE_TXP PE_TXP PE_TXP PE_TXP0 PE_TXP9 PE_TXP PE_TXP PE_TXP PE_TXP PE_TXP PE_TXP PE_TXP PE_TXP PE_TXP0 PE_TXN0 0.U_.V_K 00_XR PE_TXN 0.U_.V_K 00_XR PE_TXN 0.U_.V_K 00_XR PE_TXN 0.U_.V_K 00_XR PE_TXN 0.U_.V_K 00_XR PE_TXN 0.U_.V_K 00_XR PE_TXN 0.U_.V_K 00_XR PE_TXN 0.U_.V_K 00_XR PE_TXN 0.U_.V_K 9 00_XR PE_TXN9 0.U_.V_K 0 00_XR PE_TXN0 0.U_.V_K 00_XR PE_TXN 0.U_.V_K 00_XR PE_TXN 0.U_.V_K 00_XR PE_TXN 0.U_.V_K 00_XR PE_TXN 0.U_.V_K 00_XR PE_TXN 0.U_.V_K 00_XR PE_TXP0 0.U_.V_K 00_XR PE_TXP 0.U_.V_K 00_XR PE_TXP 0.U_.V_K 9 00_XR PE_TXP 0.U_.V_K 0 00_XR PE_TXP 0.U_.V_K 00_XR PE_TXP 0.U_.V_K 00_XR PE_TXP 0.U_.V_K 00_XR PE_TXP 0.U_.V_K 00_XR PE_TXP 0.U_.V_K 00_XR PE_TXP9 0.U_.V_K 00_XR PE_TXP0 0.U_.V_K 00_XR PE_TXP 0.U_.V_K 00_XR PE_TXP 0.U_.V_K 9 00_XR PE_TXP 0.U_.V_K 0 00_XR PE_TXP 0.U_.V_K 00_XR PE_TXP 0.U_.V_K 00_XR PE_RXN_0 PE_RXN_ PE_RXN_ PE_RXN_ PE_RXN_ PE_RXN_ PE_RXN_ PE_RXN_ PE_RXN_ PE_RXN_9 PE_RXN_0 PE_RXN_ PE_RXN_ PE_RXN_ PE_RXN_ PE_RXN_ PE_RXP_0 PE_RXP_ PE_RXP_ PE_RXP_ PE_RXP_ PE_RXP_ PE_RXP_ PE_RXP_ PE_RXP_ PE_RXP_9 PE_RXP_0 PE_RXP_ PE_RXP_ PE_RXP_ PE_RXP_ PE_RXP_ PE_RXN_0 PE_RXN_ PE_RXN_ PE_RXN_ PE_RXN_ PE_RXN_ PE_RXN_ PE_RXN_ PE_RXN_ PE_RXN_9 PE_RXN_0 PE_RXN_ PE_RXN_ PE_RXN_ PE_RXN_ PE_RXN_ PE_RXP_0 PE_RXP_ PE_RXP_ PE_RXP_ PE_RXP_ PE_RXP_ PE_RXP_ PE_RXP_ PE_RXP_ PE_RXP_9 PE_RXP_0 PE_RXP_ PE_RXP_ PE_RXP_ PE_RXP_ PE_RXP_ P ompensation +_0V_VTT PE ompensation +_0V_VTT R.9_F 00 R.9_F 00 P_OMP PE_OMP FOXONN N (MI,PE,FI) HON HI Precision Ind. o., Ltd. P - R& ivision ize ocument Number Rev V00 MP M. Thursday, January 0, 0 ate: heet of

4 +_0V_VTT 0MIL TP 0MIL TP LK_PH_PU_LK LK_PH_PU_LK# U LK_EXP_N LK_EXP_P R K_J 00 R K_J 00,, H_PEI PROHOT# PM_THRMTRIP#, H_PM_YN H_PUPWR 0MIL TP 0MIL TP H_TERR# KTO# R9 _J 00 R9 0K_J 00 H_PEI H_PROHOT#_ PM_RM_PWR UF_PU_RT# F9 9 E PRO_ELET# PRO_ETET# TERR# PEI PROHOT# THERMTRIP# PM_YN UNOREPWROO M_RMPWROK REET# MI THERML PWR MNEMENT LOK R MI JT & PM LK LK# PLL_REF_LK PLL_REF_LK# LK_ITP LK_ITP# M_RMRT# M_ROMP[0] M_ROMP[] M_ROMP[] PRY# PREQ# TK TM TRT# TI TO R# PM#[0] PM#[] PM#[] PM#[] PM#[] PM#[] PM#[] PM#[] J LK_PH_PU_LK H LK_PH_PU_LK# LK_EXP_P LK_EXP_N N9 PU_PIE_LK_XP_P PU_PIE_LK_XP_P N PU_PIE_LK_XP_N PU_PIE_LK_XP_N T0 R_RMRT#_Q F M_ROMP_0 E M_ROMP_ M_ROMP_ PM_RM_PWR_PH,, PWRV N XP_PRY# N XP_PREQ# L XP_TK L XP_TM J XP_TRT# M0 L9 XP_TI XP_TO K XP_REET# TP 0MIL E TP 0MIL E9 TP 0MIL TP 0MIL 9 TP9 0MIL H0 TP0 0MIL J9 TP 0MIL J TP 0MIL 00 +VRM R R0 N_0K_F 00_J 00,, PM_LP_# +VRM +_VU_PU R 00_J 00 U PM_RM_PWR_R PM_RM_PWR R 0_F 00 H09W R +VRM N_9_J N_0K_J Q 00 P_NT Q N_N00EW N_N00EW 9 0.U_.V_K 00_XR R 00 I_N P0 +_0V_VTT uffered reset to PU +VRUN +_0V_VTT,, H_PROHOT_E R9 R_J 00 PROHOT# Q N00EPT,,,,,,,9 UF_PLT_RT# R0 N_.K_F 00 UF_PU_RT# 0.U_.V_K 00_XR U N V UFO_PU_RT# N Y NLV0KR R _J 00 R _J 00 UF_PU_RT# R N_0_J 00 R ompensation ignals M_ROMP_ M_ROMP_ M_ROMP_0 Follow calpella R N_0_F 00 R 0_F 00 R._F 00 R 00_F 00 +_VU R0 N_0_J 00 R PU/P for JT signals R_RMRT#_Q N00EPT Q M_RMRT#_M K_J 00 R 00 K_J M_RMRT#_R 9,0,,, +_0V_VTT R.99K_F 00 RMRT_NTRL_PH XP_TM XP_TI XP_PREQ# R _J 00 R _J R N J 0.0U_V_K 00_XR XP_TK XP_TRT# R _J 00 R _J 00 FOXONN N (LK,MI,JT) HON HI Precision Ind. o., Ltd. P - R& ivision ize ocument Number Rev V00 MP M. Thursday, January 0, 0 ate: heet of

5 U 9 M Q[:0] U 0, M Q0 0, M Q 0, M Q 0, M Q 0, M Q 0, M Q 0, M Q 0, M Q 0, M Q 0, M Q9 0, M Q0 0, M Q 0, M Q 0, M Q 0, M Q 0, M Q 0, M Q 0, M Q 0, M Q 0, M Q9 0, M Q0 0, M Q 0, M Q 0, M Q 0, M Q 0, M Q 0, M Q 0, M Q 0, M Q 0, M Q9 0, M Q0 0, M Q, M Q, M Q, M Q, M Q, M Q, M Q, M Q, M Q9, M Q0, M Q, M Q, M Q, M Q, M Q, M Q, M Q, M Q, M Q9, M Q0, M Q, M Q, M Q, M Q, M Q, M Q, M Q, M Q, M Q9, M Q0, M Q, M Q, M Q 0,,,, M 0 0,,,, M 0,,,, M 0,,,, M # 0,,,, M R# 0,,,, M WE# M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q9 M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q9 M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q9 M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q9 M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q9 M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q9 M Q0 M Q M Q M Q J P L J0 J L L R P U V9 R P T U 9 9 Y V R Y R9 U R W R T Y 9 V9 Y 9 U9 V P0 P V T P P N N N N K F E9 9 T _Q[0] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[9] _Q[0] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[9] _Q[0] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[9] _Q[0] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[9] _Q[0] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[9] _Q[0] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[9] _Q[0] _Q[] _Q[] _Q[] _[0] _[] _[] _# _R# _WE# R YTEM MEMORY _K[0] _K#[0] _KE[0] _K[] _K#[] _KE[] _#[0] _#[] _OT[0] _OT[] _Q#[0] _Q#[] _Q#[] _Q#[] _Q#[] _Q#[] _Q#[] _Q#[] _Q[0] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _M[0] _M[] _M[] _M[] _M[] _M[] _M[] _M[] _M[] _M[9] _M[0] _M[] _M[] _M[] _M[] _M[] U V Y T0 U0 0 Y0 L M Q#0 R M Q# V M Q# T M Q# V M Q# Y M Q# T M Q# K M Q# J M Q0 R0 M Q Y M Q U M Q W M Q V M Q T M Q K M Q M 0 M E M M T M U M M T M Y M V M 9 E M 0 0 M 0 M W M Y M U M M_LK_R0 0,, M_LK_R#0 0,, M_KE0 0,, M_LK_R,, M_LK_R#,, M_KE,, M_#0 0,, M_#,, M_OT0 0,, M_OT,, M Q#0 0, M Q# 0, M Q# 0, M Q# 0, M Q#, M Q#, M Q#, M Q#, M Q0 0, M Q 0, M Q 0, M Q 0, M Q, M Q, M Q, M Q, M 0 0,,,, M 0,,,, M 0,,,, M 0,,,, M 0,,,, M 0,,,, M 0,,,, M 0,,,, M 0,,,, M 9 0,,,, M 0 0,,,, M 0,,,, M 0,,,, M 0,,,, TP M 0,,,, M 0 M M M # M R# M WE# M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q9 M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q9 M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q9 M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q9 M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q9 M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q9 M Q0 M Q M Q M Q L L N R K K N R U T V U R Y E9 9 F F 0 E F E E E E F9 0 F F 9 E9 E F E 9 Y0 E W9 W U N N9 U9 U N R K L 9 M0 L9 F H0 9 T V F0 _Q[0] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[9] _Q[0] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[9] _Q[0] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[9] _Q[0] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[9] _Q[0] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[9] _Q[0] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[9] _Q[0] _Q[] _Q[] _Q[] _[0] _[] _[] _# _R# _WE# R YTEM MEMORY _K[0] _K#[0] _KE[0] _K[] _K#[] _KE[] _#[0] _#[] _OT[0] _OT[] _Q#[0] _Q#[] _Q#[] _Q#[] _Q#[] _Q#[] _Q#[] _Q#[] _Q[0] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _M[0] _M[] _M[] _M[] _M[] _M[] _M[] _M[] _M[] _M[9] _M[0] _M[] _M[] _M[] _M[] _M[] Y R F E E T L M Q#0 V M Q# M Q# M Q# M Q# 9 M Q# T0 M Q# K9 M Q# M M Q0 V M Q E M Q M Q E M Q M Q R9 M Q K M Q F M 0 E M M U0 M 0 M V0 M 0 M 9 M E0 M E M 9 M 0 T M V M M T M U M M_LK_R 9 M_LK_R# 9 M_KE 9 M_LK_R 9 M_LK_R# 9 M_KE 9 M_# 9 M_# 9 M_OT 9 M_OT 9 M Q#[:0] 9 M Q[:0] 9 M [:0] 9 0MIL I_N P0 I_N P0 FOXONN N (R) HON HI Precision Ind. o., Ltd. P - R& ivision ize ocument Number Rev V00 MP M. Thursday, January 0, 0 ate: heet of

6 PU_VILRT# PU_VIT PU_VILRT# PU_VILK VIO_EL PU_VIT VPQE PU_VILK VENE_VORE VENE_VORE LERT# LK T VTT_VENE VTT_VENE VHORE VHORE VHORE VHORE VHORE VHORE +_0V_VTT VHORE +_0V_VTT +_0V_VTT VHORE VHORE VHORE VHORE VHORE VHORE VHORE +_0V_VTT VHORE +_0V_VTT +_0V_VTT +VRUN +_0V_VTT VHORE VHORE ize ocument Number Rev ate: heet of HON HI Precision Ind. o., Ltd. P - R& ivision FOXONN V00 MP M. N (POWER) Thursday, January 0, 0 ize ocument Number Rev ate: heet of HON HI Precision Ind. o., Ltd. P - R& ivision FOXONN V00 MP M. N (POWER) Thursday, January 0, 0 ize ocument Number Rev ate: heet of HON HI Precision Ind. o., Ltd. P - R& ivision FOXONN V00 MP M. N (POWER) Thursday, January 0, 0 (N Q V).(N Q V (VTT) U X For RF For RF please put the smaller caps near U Resistor on power side are for debug, can be deleted in further stage 0U_.V_M 00_XR 0U_.V_M 00_XR U_.V_M 00_XR U_.V_M 00_XR R 0_J 00 R 0_J 00 9 U_.V_K 00_XR 9 U_.V_K 00_XR 0 U_.V_K 00_XR 0 U_.V_K 00_XR 0 0U_.V_M 00_XR 0 0U_.V_M 00_XR R 00_F 00 R 00_F 00 U_.V_M 00_XR U_.V_M 00_XR U_.V_K 00_XR U_.V_K 00_XR 0U_.V_M 00_XR 0U_.V_M 00_XR 0 U_.V_K 00_XR 0 U_.V_K 00_XR 0U_.V_M 00_XR 0U_.V_M 00_XR 0U_.V_M 00_XR 0U_.V_M 00_XR 9 U_.V_K 00_XR 9 U_.V_K 00_XR U_.V_K 00_XR U_.V_K 00_XR 0U_.V_M 00_XR 0U_.V_M 00_XR P POWER_LOE_P_00_ns P POWER_LOE_P_00_ns U_.V_K 00_XR U_.V_K 00_XR 0 U_.V_K 00_XR 0 U_.V_K 00_XR U_.V_K 00_XR U_.V_K 00_XR 9 U_.V_M 00_XR 9 U_.V_M 00_XR 0U_.V_M 00_XR 0U_.V_M 00_XR U_.V_M 00_XR U_.V_M 00_XR 9 0U_.V_M 00_XR 9 0U_.V_M 00_XR U_.V_K 00_XR U_.V_K 00_XR U_.V_K 00_XR U_.V_K 00_XR R 0_F 00 R 0_F 00 0 U_.V_K 00_XR 0 U_.V_K 00_XR U_.V_K 00_XR U_.V_K 00_XR 9 0U_.V_M 00_XR 9 0U_.V_M 00_XR + P 0U_.V_M.x.x.9 + P 0U_.V_M.x.x.9 0U_.V_M 00_XR 0U_.V_M 00_XR 0 0U_.V_M 00_XR 0 0U_.V_M 00_XR U_.V_K 00_XR U_.V_K 00_XR 9 U_.V_K 00_XR 9 U_.V_K 00_XR U_.V_K 00_XR U_.V_K 00_XR 0 0U_.V_M 00_XR 0 0U_.V_M 00_XR U_.V_K 00_XR U_.V_K 00_XR 9 0U_.V_M 00_XR 9 0U_.V_M 00_XR 0 U_.V_K 00_XR 0 U_.V_K 00_XR 0U_.V_M 00_XR 0U_.V_M 00_XR U_.V_M 00_XR U_.V_M 00_XR U_.V_M 00_XR U_.V_M 00_XR 9 U_.V_M 00_XR 9 U_.V_M 00_XR 0U_.V_M 00_XR 0U_.V_M 00_XR P_0V_J 00_NPO P_0V_J 00_NPO 0U_.V_M 00_XR 0U_.V_M 00_XR 90 U_.V_K 00_XR 90 U_.V_K 00_XR 0U_.V_M 00_XR 0U_.V_M 00_XR 0 0U_.V_M 00_XR 0 0U_.V_M 00_XR 9 U_.V_K 00_XR 9 U_.V_K 00_XR U_.V_K 00_XR U_.V_K 00_XR 09 U_.V_K 00_XR 09 U_.V_K 00_XR 9 0U_.V_M 00_XR 9 0U_.V_M 00_XR U_.V_K 00_XR U_.V_K 00_XR 0U_.V_M 00_XR 0U_.V_M 00_XR 9 U_.V_M 00_XR 9 U_.V_M 00_XR R 0_J 00 R 0_J 00 U_.V_K 00_XR U_.V_K 00_XR U_.V_K 00_XR U_.V_K 00_XR 9 0U_.V_M 00_XR 9 0U_.V_M 00_XR 0U_.V_M 00_XR 0U_.V_M 00_XR P_0V_J 00_NPO P_0V_J 00_NPO P_0V_J 00_NPO P_0V_J 00_NPO 0 U_.V_K 00_XR 0 U_.V_K 00_XR U_.V_K 00_XR U_.V_K 00_XR 0 0U_.V_M 00_XR 0 0U_.V_M 00_XR 0U_.V_M 00_XR 0U_.V_M 00_XR POWER ORE UPPLY PE N R ENE LINE VI QUIET RIL UF I_N P0 POWER ORE UPPLY PE N R ENE LINE VI QUIET RIL UF I_N P0 V_ENE F V_ENE VILERT# VILK VIOUT V_ENE_VIO N V_ V_ 9 V_ V_ V_ V_ V_ 9 V_ V_ V_ V_ V_ V_ V_ 9 V_ V_ V_9 V_0 V_ V_ 9 V_ V_ E V_ E V_ E V_ E V_9 E V_0 E V_ F V_ F V_ F V_ F V_ F V_ F V_ F V_9 F V_0 V_ H V_ H V_ H V_ H9 V_ H V_ H V_ H V_9 H V_0 H V_ H0 V_ J V_ J V_ J V_ J9 V_ J V_ J V_9 J V_0 J V_ J V_ J0 V_ J V_ K V_ K V_ K9 V_ K V_9 K V_0 K V_ K V_ K9 V_ K V_ L V_ L V_ L V_ L V_9 L0 V_0 N V_ N0 V_ N V_ N VIO_ F VIO_ VIO_ 0 VIO_ VIO_ J VIO_ J VIO_ J VIO_ J VIO_ J VIO_ K0 VIO_ K VIO_ L VIO_ L VIO_ L VIO_ L0 VIO_9 L VIO_0 L VIO_ L VIO_ L VIO_ M VIO_ M VIO_ M VIO_ M VIO_ M VIO_ N0 VIO_9 N VIO_0 N VIO_ N VIO_ VIO_ VIO_ VIO_ 0 VIO_ VIO_ VIO_9 VIO_0 VIO_ E VIO_ E VIO_ F VIO_ F VIO_ F0 VIO_ VIO_ VIO_9 VIO_0 0 VIO_ VIO_ J VIO_ J VIO_9 W VIO_0 W VPQE_ M VPQE_ N VIO_ENE N VIO_EL 0 0U_.V_M 00_XR 0 0U_.V_M 00_XR 9 U_.V_K 00_XR 9 U_.V_K 00_XR 0 U_.V_K 00_XR 0 U_.V_K 00_XR 0 0U_.V_M 00_XR 0 0U_.V_M 00_XR 0 P_0V_J 00_NPO 0 P_0V_J 00_NPO 0U_.V_M 00_XR 0U_.V_M 00_XR U_.V_K 00_XR U_.V_K 00_XR U_.V_M 00_XR U_.V_M 00_XR 0 0U_.V_M 00_XR 0 0U_.V_M 00_XR U_.V_K 00_XR U_.V_K 00_XR U_.V_M 00_XR U_.V_M 00_XR U_.V_K 00_XR U_.V_K 00_XR U_.V_K 00_XR U_.V_K 00_XR 0U_.V_M 00_XR 0U_.V_M 00_XR 0U_.V_M 00_XR 0U_.V_M 00_XR 0 U_.V_K 00_XR 0 U_.V_K 00_XR U_.V_K 00_XR U_.V_K 00_XR 9 P_0V_J 00_NPO 9 P_0V_J 00_NPO 0U_.V_M 00_XR 0U_.V_M 00_XR 0U_.V_M 00_XR 0U_.V_M 00_XR 0 U_.V_M 00_XR 0 U_.V_M 00_XR U_.V_M 00_XR U_.V_M 00_XR U_.V_K 00_XR U_.V_K 00_XR 0U_.V_M 00_XR 0U_.V_M 00_XR 9 U_.V_K 00_XR 9 U_.V_K 00_XR U_.V_K 00_XR U_.V_K 00_XR + P 0U_.V_M.x.x.9 + P 0U_.V_M.x.x.9 00 U_.V_K 00_XR 00 U_.V_K 00_XR 0U_.V_M 00_XR 0U_.V_M 00_XR 0 U_.V_K 00_XR 0 U_.V_K 00_XR 0U_.V_M 00_XR 0U_.V_M 00_XR U_.V_M 00_XR U_.V_M 00_XR 9 U_.V_K 00_XR 9 U_.V_K 00_XR P POWER_LOE_P_00_ns P POWER_LOE_P_00_ns U_.V_K 00_XR U_.V_K 00_XR 0U_.V_M 00_XR 0U_.V_M 00_XR 0U_.V_M 00_XR 0U_.V_M 00_XR 99 U_.V_K 00_XR 99 U_.V_K 00_XR R 00_F 00 R 00_F 00 0 U_.V_M 00_XR 0 U_.V_M 00_XR U_.V_K 00_XR U_.V_K 00_XR 0 U_.V_K 00_XR 0 U_.V_K 00_XR 0U_.V_M 00_XR 0U_.V_M 00_XR 0U_.V_M 00_XR 0U_.V_M 00_XR U_.V_K 00_XR U_.V_K 00_XR 0 U_.V_K 00_XR 0 U_.V_K 00_XR U_.V_M 00_XR U_.V_M 00_XR 0U_.V_M 00_XR 0U_.V_M 00_XR R N_.9_F 00 R N_.9_F U_.V_M 00_XR 0 0U_.V_M 00_XR U_.V_M 00_XR U_.V_M 00_XR U_.V_K 00_XR U_.V_K 00_XR 9 U_.V_K 00_XR 9 U_.V_K 00_XR 0 U_.V_K 00_XR 0 U_.V_K 00_XR U_.V_K 00_XR U_.V_K 00_XR 0U_.V_M 00_XR 0U_.V_M 00_XR R _J 00 R _J 00 0U_.V_M 00_XR 0U_.V_M 00_XR 0U_.V_M 00_XR 0U_.V_M 00_XR 0U_.V_M 00_XR 0U_.V_M 00_XR R _J 00 R _J 00 0U_.V_M 00_XR 0U_.V_M 00_XR P POWER_LOE_P_00_ns P POWER_LOE_P_00_ns 9 U_.V_K 00_XR 9 U_.V_K 00_XR 0U_.V_M 00_XR 0U_.V_M 00_XR U_.V_K 00_XR U_.V_K 00_XR 0U_.V_M 00_XR 0U_.V_M 00_XR 0 U_.V_K 00_XR 0 U_.V_K 00_XR 0U_.V_M 00_XR 0U_.V_M 00_XR 9 U_.V_K 00_XR 9 U_.V_K 00_XR 0U_.V_M 00_XR 0U_.V_M 00_XR R 0K_J 00 R 0K_J 00

7 +FXORE (N Q V) U For RF P_0V_J U_.V_M 00_NPO 00_XR +FXORE 90 U_.V_M 00_XR 9 9 U_.V_K U_.V_M U_.V_M U_.V_M 00_XR 00_XR 00_XR 00_XR 9 U_.V_M 00_XR 9 U_.V_M 00_XR please put the caps for RF noise near the I 9 9 U_.V_M U_.V_M U_.V_K U_.V_M U_.V_M 00_XR 00_XR 00_XR 00_XR 00_XR U_.V_M U_.V_M U_.V_M U_.V_M U_.V_M 00_XR 00_XR 00_XR 00_XR 00_XR VX_ 0 VX_ VX_ VX_ VX_ VX_ VX_ VX_ 9 VX_ VX_ VX_ VX_ 0 VX_ VX_ VX_ VX_ VX_9 VX_0 VX_ 9 VX_ E VX_ N VX_ P VX_ P VX_ VX_ P0 P VX_9 P VX_0 P VX_ P VX_ P VX_ P VX_ T VX_ T VX_ T9 VX_ VX_9 T U VX_0 V VX_ V VX_ V0 VX_ V VX_ V VX_ V VX_ V VX_ V VX_9 VX_0 V V9 VX_ W0 VX_ W VX_ W VX_ W VX_ W VX_ W VX_ W VX_9 Y VX_0 VX_ Y VX_ RPHI POWER R -.V RIL Y +V_M_VREF M_VREF J VQ_ J VQ_ J VQ_0 J0 VQ_ L0 VQ_ L VQ_ L VQ_ L VQ_ M VQ_ M VQ_ M0 VQ_ N0 VQ_ N VQ_ N VQ_ R VQ_ R VQ_ R0 VQ_9 R VQ_0 R VQ_ R VQ_ R0 VQ_ V VQ_ W VQ_ 0 VQ_ VQ_ VQ_9 Note: +V_M_VREF should have 0 mil trace width 9 0U_.V_M 00_XR 0 U_.V_M 00_XR 99 0U_.V_M 00_XR U_.V_M 00_XR 00 0U_.V_M 00_XR U_.V_M 00_XR (N Q V) 0 0U_.V_M 00_XR 9 U_.V_M 00_XR +_VU_PU 0 0U_.V_M 00_XR 0 U_.V_M 00_XR 0 0U_.V_M 00_XR U_.V_M 00_XR 0 0U_.V_M 00_XR U_.V_M 00_XR 0U_.V_M 00_XR U_.V_M 00_XR +_VU_PU + P 0U_.V_M.x.x.9 U_.V_M 00_XR 09 0.U_0V_K 00_XR 0 0.U_0V_K 00_XR +_VU +_VU_PU P_0V_J 00_NPO U_.V_M 00_XR For RF (N Q V) +_VRUN V P_0V_J 00_NPO For RF U_.V_M 00_XR For RF For RF (N Q V) FreedomX is. 0 P_0V_J U_.V_M U_.V_M 00_NPO 00_XR 00_XR 0U_.V_M 0U_.V_M 0U_.V_M 0U_.V_M 0U_.V_M 00_XR 00_XR 00_XR 00_XR 00_XR 9 U_.V_M U_.V_M U_.V_M U_.V_M 00_XR 00_XR 00_XR 00_XR VENE_FX VENE_FX P + 0U_.V_M.x.x.9 P + 0U_.V_M.x.x.9 F VX_ENE VX_ENE VPLL_ VPLL_ VPLL_ L L V_ N V_9 N0 V_0 N V_ P V_ V_ P0 R V_ R V_ R V_ U V_ V V_ V V_ V V_ V V_ W0 V_ V_ I_N P0 ENE LINE.V RIL RIL ENE LINE QUIET RIL VQ_ VQ_ VQ_ENE V_ENE_VQ M N V_ENE U0 V_VI[0] 9 V_VI[] VQ +_VU_PU V_VI0 R R K_J K_J V_EL P POWER_LOE_P_00_ns U_.V_M 00_XR R N_0_J 00 V_ENE Implement Power Reduction ircuit for EL in state. Refer to appropriate section of Intel's design guide. +_VU +_VU_PU +_VU_PU change R and R to K following design guide R0 K_F 00 +V_M_VREF Q RJK00P-00-J R K_F 00 0.U_.V_K 00_XR N_0P_0V_J_N 00_NPO R0/R change to K_F 09/(MOR Q_) 0,9 RUN_ON_LO P9 P_NTRL_._R close_gap_00_ns 0.U_V_K 00_XR FOXONN HON HI Precision Ind. o., Ltd. P - R& ivision N (RPHI POWER) ize ocum ent Num ber Rev ustom V00 MP M. ate: Thursday, January 0, 0 heet of

8 UH UI E E F F F F F F0 F F F F F F F9 0 H H J J J0 J J J0 J J J J J J K K L0 L L L L L L L L0 L L L M M0 M M M0 M V_ V_ V_ V_ V_ V_ V_9 V_0 V_9 V_ V_ V_ V_ V_ V_ V_ V_9 V_90 V_0 V_ V_ V_ V_ V_ V_ V_9 V_90 V_0 V_ V_ V_ V_ V_9 V_0 V_ V_ V_ V_ V_ V_ V_ V_9 V_0 V_ V_ V_ V_ V_ V_ V_ V_9 V_0 V_ V_ V_ V_ V_ V_ V_ V_9 V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_9 V_ V_ V_ V_ V_ V_ V_ V_ V_9 V_90 V_9 V V_9 V_9 V_9 V_9 V_9 V_9 V_99 V_00 V_0 V_ V_ V_ V_ V_ V_ V_9 V_0 V_ V_ V_ V_ V_ V_ V_ V_9 V_0 V_ V_ V_ V_ V_ V_ V_ V_9 V_0 V_ V_ V_ V_ V_ V_ V_ V_9 V_0 V_ V_ V_ V_ V_ V_ V_ V_9 V_0 V_ V_ V_ V_ V_ V_ V_ V_9 V_0 V_ V_ V_ V_ V_ V_ V_ V_9 V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_9 V_9 M M M M M M N N N N N N N0 N N N0 N P0 P P P R R R R R R R T T9 T T T T T U U U U U U V V V V V0 V V W W W W Y Y9 Y0 Y Y Y Y Y9 Y Y Y9 9 0 E V_9 V_9 V_9 V_9 V_9 V_9 V_9 9 V_99 V_00 9 V_0 9 V_0 V_0 0 V_0 0 V_0 V_0 V_0 V_09 V_0 9 V_ V_ V_ 0 V_ V_ V_ 0 V_9 V_0 V_ V_ E V_ E9 V_ E V_ E V_ E0 V_ F V_9 F V_0 F9 V_ F9 V_ F V_ F0 V_ F V_ V_ V_ V_9 V_0 H0 V_ H V_ H V_ H V_ H V_ H V_ H V_ J V_9 J9 V_0 J V_ K V_ K V_ K V_ K V_ L V_ L0 V_ L V_9 L V_0 L0 V_ L V_ L V_ L V_ L V_ L V_ M V_ M V_9 I_N P0 V NTF M V_0 M V_ M V_ N V_ N V_ N V_ N V_ N V_ N V_ N V_0 N0 V_ N V_ N V_ N V_ N V_ N V_ N V_ N V_ P V_9 P V_9 P V_9 P V_9 P V_9 P9 V_9 P9 V_9 R V_9 R0 V_9 R V_99 R V_00 T V_0 T V_0 T0 V_0 T V_0 T V_0 T V_0 T V_0 T V_09 U V_0 U V_ V0 V_ V V_ W V_ W V_ W V_ W V_ W V_9 W V_0 Y V_ Y V_ Y V_ Y9 V_ V_NTF_ V_NTF_ V_NTF_ V_NTF_9 9 V_NTF_0 E V_NTF_ E V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ 9 V_NTF_ E V_NTF_ E V_NTF_ Note: 0 ohm resistor should be placed close to PU XP_REET# XP_TO,,,,,,,9, H_PUPWR PM_PWRTN#_R UF_PLT_RT# XP_TRT# XP_TI XP_TM R K_J 00 R _J 00 XP_PREQ# XP_PRY# 9 F0,, IMVP_OK PIE_LK_XP_P PIE_LK_XP_N +_0V_VTT XP_REET# 0MIL TP XP_TO TP 0MIL +VRUN +_0V_VTT R 00 K_J XP_TK H_Y_PWROK_XP PIE_LK_XP_P PIE_LK_XP_N R K_J 00 XP_REET# XP_TK 0MIL TP0 R9 K_J 00 XP_TO N MFIX MFIX N_FP ONN_P MOLEX_- I_N P0 FOXONN N (N) HON HI Precision Ind. o., Ltd. P - R& ivision ize ocument Number Rev V00 MP M. ate: Thursday, January 0, 0 heet of

9 PE Lane reversal ENLE EP heck F R0 00 K_F F R 00 N_K_F PE static Lane Reversal - F is for X 0 LNE Reversed F (efault)normal Operation F R 00 N_K_F PE FER Training 0 PE Wait for ios for Training F (efaultpe Train immediately following xxreset eassetion isplay Port Presence trap 0 (efault)enabled F isabled F F R R9 00 N_K_F 00 N_K_F isplay Port Presence trap (efault)x F[:] 0 X X 0 Reserved 00 X X X F0 0MIL TP 0MIL TP 0MIL TP 0MIL TP 0MIL TP9 0MIL TP 0MIL TP9 0MIL TP0 0MIL TP 0MIL TP 0MIL TP 0MIL TP 0MIL TP 0MIL TP0 0MIL TP F0 F F F F F F F F F9 F0 F F F F F UE 0 F[0] F[] F[] F[] F[] F[] F[] H9 F[] F[] H F[9] K9 F[0] K F[] F F[] F[] L F[] F F[] F[] L F[] H V_VL_ENE K V_VL_ENE H VX_VL_ENE K VX_VL_ENE F V_IE_ENE REERVE RV_9 RV_0 RV_ RV_ RV_ RV_ RV_ RV_ RV_ RV_ RV_9 RV_0 RV_ RV_ RV_ RV_ RV_ RV_ E N L L L M M U W P T9 K H M M N0 H K 9 V9 T 9 Y Y U9 U E E F E RV_ RV_ RV_9 RV_0 RV_ RV_ RV_ RV_ RV_ RV_ RV_ RV_ RV_9 RV_0 RV_ RV_ RV_ RV_ RV_ RV_ RV_ RV TET TET TET TET TET TET_9 _TET_9 _TET TET TET TET TET_E _TET_E9 _TET TET_9 _TET TET TET TET_E _TET TET_E _TET TET 9 9 _TET_9_9 _TET E E9 _TET_E9_E 9 _TET_9_ E _TET_E_ E _TET_E_ TP TP TP TP TP TP0 TP TP 0MIL 0MIL 0MIL 0MIL 0MIL 0MIL 0MIL 0MIL I_N P0 FOXONN N (REERVE) HON HI Precision Ind. o., Ltd. P - R& ivision ize ocument Number Rev V00 MP M. ate: Thursday, January 0, 0 heet 9 of

10 N HEER ONN_P FOX_H0E-LH 9 MFIX MFIX 0MIL TP RT TP0 tpc0t_0 H_OE_ITLK_R H_OE_RT#_R 9 H_OE_YN H_OE_TOUT RTRT# VccRT +EV RT R00 0_F 00 00_PR ~m VRT H_PKR H_OE_ITLK H_OE_RT# RP For H_OE_ITLK signal rising time long over PE,change RP(R-000-JP00) to R90(R J00)&R90(R J00) R0 0_F 00 H00H-0PT +VRUN On ie PLL VR is supplied by. V when sampled high,. V when sampled low. (HR need Pull-high) R9 M_J 00 U_.V_M 00_XR R99 0K_J 00 R0 RP 00_PR IH_YN_R IH_TO N_0K_J 00 P_0V_K 00_NPO EPON_QM00000.KHZ_.P_0PPM R0 0K_J 00 H_OE_ITLK 9 H_OE_RT# 9 For EM U_.V_K 00_XR Q9 N00EPT IH_YN The traces inside this block should be wider. P_0V_K 00_NPO P_0V_K 00_NPO JP OPEN_JUMP_OPEN +VUH RT_KX_R 9 U_.V_M 00_XR IH_YN_R VRT 9 9 PIO Internal PU P for Manufacturing environment R K_J 00 R K_J 00 Y RT_KX RTRT# M_INTRUER# RT_KX POWER_LOE_P_00_ns RTRT# H_PKR H_OE_TIN hange F-XK-00 to F-XK-00F on MP. ecause F-XK-00 EOL mils P R9 N_0K_J 00 0MIL TP 0MIL TP PI0_# R9 0K_J 00 0MIL TP 0MIL TP INTVRMEN H_OE_ITLK_R IH_YN H_PKR H_OE_RT#_R IH_TO PIO R9 0M_J 00 JT_TK_UF JT_TM JT_TI JT_TO PI0_LK PI0_# PI0_MOI Integrated U.0V VRM Enable 0 Enable External VRs INTVRMEN (efault)enable Internal VRs PI0_MIO K N L T0 K E N J H K H T Y T V U U RTX RTX RTRT# RTRT# INTRUER# INTVRMEN H_LK H_YN PKR H_RT# H_IN0 H_IN H_IN H_IN H_O OURPOINT RT IH H_OK_EN# / PIO H_OK_RT# / PIO JT_TK JT_TM JT_TI JT_TO PI_LK PI_0# PI_# PI_MOI PI_MIO JT PI T LP T FWH0 / L0 FWH / L FWH / L FWH / L FWH / LFRME# LRQ0# LRQ# / PIO ERIRQ T0RXN T0RXP T0TXN T0TXP TRXN TRXP TTXN TTXP TRXN TRXP TTXN TTXP TRXN TRXP TTXN TTXP TRXN TRXP TTXN TTXP TRXN TRXP TTXN TTXP TIOMPO TIOMPI TROMPO TOMPI TRI TLE# T0P / PIO TP / PIO9 E K V M M P P M0 M P P0 H H 0 F F Y Y Y Y Y Y0 H P V P LP_0 LP_ LP_ LP_ LP_FRME# LP_RQ#0 PIO INT_ERIRQ V_T T_LE# PIO FWH_EN# LP_0,,9 LP_,,9 LP_,,9 LP_,,9 LP_FRME#,,9 LP_RQ#0, TP INT_ERIRQ,,9 R._F 00 R 9.9_F 00 R T_LE# 0 TP 00 0MIL 0MIL T_RXN0 T_RXP0 T_TXN0 T_TXP0 T_RXN T_RXP T_TXN T_TXP T_RXN T_RXP T_TXN T_TXP T_RXN T_RXP T_TXN T_TXP T_RXN T_RXP T_TXN T_TXP 0_F INT_ERIRQ PIO FWH_EN# +V.0_V_T +V.0_V_T R90 0K_J 00 R9 0K_J 00 R9 0K_J 00 +VRUN,9 RUN_ON_LO add Q9 and change R to stuff for internal VRM strap prevent leakage form audio codec following design guide. +VUH R M_J 00 reserve one Mohm resistor base on intel design guide V. update. PI0_LK PI0_MOI R9 00K_J R 00K_J 00 00, E_OVERRIE_E# E Q TYU +VRM R0 K_J 00 IH_TO JT_TM JT_TI JT_TO JT_TK_UF R9 00_F 00 R0 00_F 00 R 00_F 00 R _J 00 00_XR N_.U_.V_K +VRUN R.K_J 00 +VRUN HOL0#.U_.V_K 00_XR INT_PI_# PI0_# PI0_MIO PI0_MOI PI0_LK 0.U_.V_K 00_XR +VRUN INT_PI_# PI0_# PI0_MIO PI0_MOI PI0_LK R 0_J 00 R.K_J 00 WP#0 +VRUN For RF request / INT_PI_# PI0_MIO P_0V_J 00_NPO For RF +VRUN 00.. For PVT hung up issue add 0uF,then add (-0-K0) U # V O/IO HOL#/IO WP#/IO LK N I/IO0 FLH_OI-P_M WQVI PI ROM (IO)(M-it) HOL0# PI0_LK PI0_MOI P_0V_K 00_NPO 0U_.V_M 00_XR For RF FOXONN HON HI Precision Ind. o., Ltd. P - R& ivision PH (H,JT,T) ize ocum ent Num ber Rev ustom V00 MP M. ate: Thursday, January 0, 0 heet of 0

11 +VRM PI-E Port Table Port Port Port Port Port Port Port Port Port 9 9 Function WLN ard Reader U.0 HOT be LN N N N N R_LK_REQ# WLN_LKREQ# LK_REQ_LN# +VRM +VRUN +VRM R 0K_J 00 R_LK_REQ# R 0K_J 00 WLN_LKREQ# R0 0K_J 00 LK_REQ_LN# WLN_RXN WLN_RXP WLN_TXN WLN_TXP R_RXN R_RXP R_TXN R_TXP U0_RXN U0_RXP U0_TXN U0_TXP LN_RXN LN_RXP LN_TXN LN_TXP LK_PIE_WLN# LK_PIE_WLN 9 LK_PIE_R# 9 LK_PIE_R 9 9 LKOUT_PIEN LKOUT_PIEP LK_PIE_LN# LK_PIE_LN +VRM 9 0.U_.V_K 00_XR 0 0.U_.V_K 00_XR 0.U_.V_K 00_XR 0.U_.V_K 00_XR 0.U_.V_K 00_XR 0.U_.V_K 00_XR 0.U_.V_K 00_XR 0.U_.V_K 00_XR RP 0 00_PR RP9 0 00_PR RP 0 00_PR RP 0 00_PR R0 0K_J 00 WLN_TXN_ WLN_TXP_ R_TXN_ R_TXP_ U0_TXN_ U0_TXP_ LN_TXN_ LN_TXP_ LK_PIE_WLN#_R LK_PIE_WLN_R WLN_LKREQ# LK_PIE_R#_R LK_PIE_R_R R_LK_REQ# LKOUT_PIEN_R LKOUT_PIEP_R U0_LKREQ# LK_PIE_LN#_R LK_PIE_LN_R LK_REQ_LN# LKREQ_P# J V U E F Y J V U F E Y H Y J U V 0 J0 Y0 0 E W Y Y0 Y9 J 9 M V0 Y Y Y Y L U PERN PERP PETN PETP PERN PERP PETN PETP PERN PERP PETN PETP PERN PERP PETN PETP PERN PERP PETN PETP PERN PERP PETN PETP PERN PERP PETN PETP PERN PERP PETN PETP LKOUT_PIE0N LKOUT_PIE0P LKOUT_PIEN LKOUT_PIEP LKOUT_PIEN LKOUT_PIEP LKOUT_PIEN LKOUT_PIEP LKOUT_PIEN LKOUT_PIEP PI-E* PIELKRQ0# / PIO PIELKRQ# / PIO PIELKRQ# / PIO0 PIELKRQ# / PIO PIELKRQ# / PIO LOK MU ontroller Link MLERT# / PIO MLK MT ML0LERT# / PIO0 ML0LK ML0T MLLERT# / PHHOT# / PIO MLLK / PIO MLT / PIO L_LK L_T L_RT# PE LKRQ# / PIO LKOUT_PE N LKOUT_PE P LKOUT_MI_N LKOUT_MI_P LKOUT_P_N LKOUT_P_P LKIN_MI_N LKIN_MI_P LKIN_N_N LKIN_N_P LKIN_OT_9N LKIN_OT_9P LKIN_T_N LKIN_T_P E H 9 E M M T P0 M0 V U M M F E J0 0 E K K RMRT_NTRL_PH ML0_LK ML0_T MLINK_LERT# M0_LK M0_T U0_MI#_Q M_LK_R M_T_R PE_LKREQ# LK_PE# LK_PE LK_MI_LK# LK_MI_LK LK_MI_PH# LK_MI_PH LK_MH_LK# LK_MH_LK REFLK# REFLK LK_PIE_T# LK_PIE_T PH EEPROM/K/IMM/Expressard MLINK_LERT# RP 0 00_PR RP 0 00_PR RMRT_NTRL_PH M0_LK M0_T E/THM/dPU PIE_REFLK# PIE_REFLK LK_PH_PU_LK# LK_PH_PU_LK U0_MI#_Q +VU M_LK_R Q N00EPT M_T_R R 0K_J 00 U0_MI# R0.9K_J 00 +VRM R K_J 00 R.9K_J 00 U0_MI# Q0 UPT-T- RMRT_NTRL_PH U0_MI#_Q MLINK_LERT# ML0_LK ML0_T +VRUN REF_M_PH LK_MH_LK# LK_MH_LK LK_PIE_T# LK_PIE_T R K_J 00 UPT-T- Q0 Platform esign uide XTL_IN should be pulled to N via a 0ohm by default. This pull-down resistor on XTL_IN should only be un-stuffed when MHz crystal is used. R9 RP0 0K K_J 00 R 0K_J 00 R 0K_J 00.K 00_PR R 0K_J 00 RP _0PR R.K_J 00 +VRM REFLK# REFLK LK_MI_PH# LK_MI_PH +VRUN R.K_J 00 M_LK_R 9,0 M_T_R 9,0 V V LKOUT_PIEN LKOUT_PIEP REFLKIN K REF_M_PH +VRUN U0_LKREQ# R 0K_J 00 U0_LKREQ# PIE_LK_XP_N PIE_LK_XP_P +VRM +VRM +VRM R 0K_J 00 MEM_PR R 0K_J 00 R9 0K_J 00 RP 0 00_PR LKREQ_P# LKREQ_P# LKREQ_P# MEM_PR PIE_LK_XP_N_R PIE_LK_XP_P_R L 0 E V0 V T V V K K K PIELKRQ# / PIO LKOUT_PE N LKOUT_PE P PE LKRQ# / PIO LKOUT_PIEN LKOUT_PIEP PIELKRQ# / PIO LKOUT_PIEN LKOUT_PIEP PIELKRQ# / PIO LKOUT_ITPXP_N LKOUT_ITPXP_P OURPOINT FLEX LOK LKIN_PILOOPK XTL_IN XTL_OUT XLK_ROMP LKOUTFLEX0 / PIO LKOUTFLEX / PIO LKOUTFLEX / PIO LKOUTFLEX / PIO H V V9 Y K F H K9 XTL_IN XTL_OUT XLK_ROMP MEM_PR LK_PI_F +_0V_VTT R 90.9_F 00 MEM_PR XTL_IN XTL_OUT R M_J 00 POWER_LOE_P_00_ns P XTL_OUT_R P_0V_J 00_NPO FOX_0000 MHZ_0P_0PPM Y +VRM P_0V_J 00_NPO RP PU_PIE_LK_XP_N PU_PIE_LK_XP_P N_0 00_PR 0.U_.V_K 00_XR R 0K_J 00 put RP and RP near each other U PE_LKREQ#,, PE_PWR_OFF#_R,, PWRFX H0W PE_PWR_OFF#_R PWRFX Q N00EPT R N_0K_J 00 FOXONN HON HI Precision Ind. o., Ltd. P - R& ivision PH (PI-E,MU,LK) ize ocument Number Rev V00 MP M. Thursday, January 0, 0 ate: heet of

12 MI_RXN0 MI_RXN MI_RXN MI_RXN MI_RXP0 MI_RXP MI_RXP MI_RXP FI_TXP0 FI_TXP FI_TXP FI_TXP FI_TXP FI_TXP FI_TXP FI_TXP FI_TXN0 FI_TXN FI_TXN FI_TXN FI_TXN FI_TXN FI_TXN FI_TXN TP9 0MIL TP9 0MIL TP9 0MIL TP9 0MIL TP9 0MIL TP90 0MIL TP99 0MIL TP9 0MIL TP9 0MIL TP9 0MIL TP9 0MIL TP99 0MIL TP90 0MIL TP9 0MIL TP9 0MIL TP9 0MIL TP9 0MIL TP9 0MIL TP9 0MIL TP9 0MIL TP9 0MIL TP9 0MIL TP99 0MIL TP90 0MIL +_0V_VTT Net name +V.0_V_EXP change to +_0V_VTT MI_RXN0 MI_RXN MI_RXN MI_RXN MI_RXP0 MI_RXP MI_RXP MI_RXP MI_TXN0 MI_TXN MI_TXN MI_TXN MI_TXP0 MI_TXP MI_TXP MI_TXP MI_RXN0 MI_RXN MI_RXN MI_RXN MI_RXP0 MI_RXP MI_RXP MI_RXP MI_TXN0 MI_TXN MI_TXN MI_TXN MI_TXP0 MI_TXP MI_TXP MI_TXP R 9.9_F 00 MI_OMP R 0_F 00 U MI0RXN E0 MIRXN MIRXN 0 MIRXN E MI0RXP 0 MIRXP J MIRXP J0 MIRXP W MI0TXN W0 MITXN MITXN V MITXN Y MI0TXP Y0 MITXP Y MITXP U MITXP J MI_ZOMP MI_IROMP H MIRI MI FI FI_RXN0 FI_RXN FI_RXN FI_RXN FI_RXN FI_RXN FI_RXN FI_RXN FI_RXP0 FI_RXP FI_RXP FI_RXP FI_RXP FI_RXP FI_RXP FI_RXP FI_INT FI_FYN0 FI_FYN FI_LYN0 FI_LYN J Y E H J 0 9 F E J0 H9 W V 0 V 0 FI_INT FI_FYN0 FI_FYN FI_LYN0 FI_LYN FI_TXN0 FI_TXN FI_TXN FI_TXN FI_TXN FI_TXN FI_TXN FI_TXN FI_TXP0 FI_TXP FI_TXP FI_TXP FI_TXP FI_TXP FI_TXP FI_TXP FI_INT FI_FYN0 FI_FYN FI_LYN0 FI_LYN WOVREN On die W VR Enable (efault)enabled 0 isabled R 0K_F 00 N_0K_F R 00 VRT WVRMEN WOVREN _RT# R900.K_J 00,, IMVP_OK viod big current which has risk to damage the VHORE chip PH_PWROK_E P P PM_RM_PWR_PH PM_RMRT# U_PWR_K PM_PWRTN#_R PWRTN# _PREENT 0MIL TP9 R9.K_J 00 R99.K_J 00 P UK#_R Y_PWROK_R PWROK PM_RMRT#_R POWER_LOE_P_00_ns K P L L0 K E0 H0 UK# Y_REET# Y_PWROK PWROK PWROK RMPWROK RMRT# ystem Power Management UWRN#/UPWRNK/PIO0 PWRTN# PWROK WKE# LKRUN# / PIO U_TT# / PIO ULK / PIO LP_# / PIO LP_# LP_# LP_# PREENT / PIO LP_U# E PM_RMRT#_R 9 PIE_WKE#_F N PM_LKRUN# PM_U_TT# N U_LK 0 PM_LP_# H PM_LP_# F PM_LP_# 0 PM_LP_# PM_LP_U# TP9 TP0 0MIL 0MIL PIE_WKE#_F PM_LKRUN#,,9 PM_U_TT#,,9 PM_LP_# PM_LP_#, PM_LP_#,, _RT# PM_LKRUN# PIE_WKE#_F PM_RI# R9.K_J 00 R9.K_J 00 R0 0K_J 00 R0 0K_J 00 PM_TLOW# R0.K_J 00 U_PWR_K R.K_J 00 +VRUN +VRM heck timing PM_TLOW# PM_RI# E0 0 TLOW# / PIO RI# PMYNH LP_LN# / PIO9 P K H_PM_YN PIO9 TP9 0MIL H_PM_YN PM_U_TT# PM_LP_U# R N_0K_J 00 R N_0K_J 00 OURPOINT PWRTN# R N_0K_J 00 Y_PWROK_R 0W PM_RMRT#_R 0W PWROK LW_PWR, _PREENT R 0K_J 00 PIO9 R 0K_J 00 Y_PWROK_R R N_0K_J 00 PM_RMRT# R 0K_J 00 PH_PWROK_E R 0K_J 00 0W FOXONN PH (MI,FI,PIO) HON HI Precision Ind. o., Ltd. P - R& ivision ize ocument Number Rev V00 MP M. ate: Thursday, January 0, 0 heet of

13 P : VO +VRUN R.K_J 00 +VRUN R9.K_J 00 IPU_T IPU_LK +VRUN M_INV_EN M_LV_EN 0 O_RXIN0+ O_RXIN+ O_RXIN+ RT_LUE RT_REEN RT_RE M_RJ N_.K_J R0 00 R N_.K_J 00 R.K_F 00 EVEN_RXIN0- EVEN_RXIN- EVEN_RXIN- EVEN_LKIN- EVEN_LKIN+ O_RXIN0- O_RXIN- O_RXIN- O_LKIN- O_LKIN+ EVEN_RXIN0+ EVEN_RXIN+ EVEN_RXIN+ M_INV_EN M_LV_EN M_RJ IPU_LK IPU_T L_TRL_LK L_TRL_T LV_I 0MIL LV_V TP J M P T0 K T P9 F F E E K9 K0 N M K J N M9 K9 J F0 F9 H H F9 F H H9 F F N P9 T9 U L_KLTEN L_V_EN L_KLTTL L LK L T L_TRL_LK L_TRL_T LV_I LV_V LV_VREFH LV_VREFL LV_LK# LV_LK LV_T#0 LV_T# LV_T# LV_T# LV_T0 LV_T LV_T LV_T LV_LK# LV_LK LV_T#0 LV_T# LV_T# LV_T# LV_T0 LV_T LV_T LV_T RT_LUE RT_REEN RT_RE LV igital isplay Interface VO_TVLKINN VO_TVLKINP VO_TLLN VO_TLLP VO_INTN VO_INTP VO_TRLLK VO_TRLT P_UXN P_UXP P_HP P_0N P_0P P_N P_P P_N P_P P_N P_P P_TRLLK P_TRLT P_UXN P_UXP P_HP P_0N P_0P P_N P_P P_N P_P P_N P_P P_TRLLK P_TRLT P P M M0 P9 P0 P M9 T9 T T0 V V0 V V U U V V9 P P P P9 T Y Y9 Y Y 9 M M PR_LK PR_T TM_TXN TM_TXP TM_TXN TM_TXP TM_TXN TM_TXP TM_LKN TM_LKP PH_LK PH_T TM_T#_ TM_T_ TM_T#_ TM_T_ TM_T0#_ TM_T0_ TM_LK#_ TM_LK_ P : HMI Port P : isplay Port PR_LK PR_T PR_LK 9 PR_T 9 TM_ET_ TM_ET_ 9 TM_TXN 9 TM_TXP 9 TM_TXN 9 R TM_TXP 9 TM_TXN 9 00K_J TM_TXP 9 TM_LKN 9 00 TM_LKP 9 PH_LK PH_T HMI_ET_ HMI_ET_ R 0K_F 00 TM_ET_ HMI_ET_ Q N_N00EPT R R9.K_J.K_J RT LK RT T T9 M0 RT LK RT T RT P_UXN P_UXP P_HP T T H 9 9 RT_HYN RT_VYN R K_ 00 RT_IREF M M9 T T RT_HYN RT_VYN _IREF RT_IRTN P_0N P_0P P_N P_P P_N P_P P_N P_P F E F E J R0 N_00K_J 00 TM_T0#_ TM_T0_ TM_T#_ RT_LUE RT_REEN RT_RE 0_F R 00 0_F R 00 0_F R 00 OURPOINT TM_T_ TM_T#_ TM_T_ TM_LK#_ TM_LK_ FOXONN PH (LV,I) HON HI Precision Ind. o., Ltd. P - R& ivision ize ocument Number Rev V00 MP M. Thursday, January 0, 0 ate: heet of

14 +VRUN +VRUN +VRUN RP RP R0.K 00_PR.K 00_PR 00 W_0K_J PM_EXTT# INT_PIRQ# INT_PIRQ# PM_EXTT#0 INT_PIRQ# INT_PIRQ# EV_PR_ R0 00 M_0K_J J H J H H K K N0 H H M M Y K L M0 Y UE TP TP TP TP TP TP TP TP TP9 TP0 TP TP TP TP TP TP TP TP TP9 TP0 TP TP TP TP RV NVRM NV_E#0 NV_E# NV_E# NV_E# NV_Q0 NV_Q NV_Q0 / NV_IO0 NV_Q / NV_IO NV_Q / NV_IO NV_Q / NV_IO NV_Q / NV_IO NV_Q / NV_IO NV_Q / NV_IO NV_Q / NV_IO NV_Q / NV_IO NV_Q9 / NV_IO9 NV_Q0 / NV_IO0 NV_Q / NV_IO NV_Q / NV_IO NV_Q / NV_IO NV_Q / NV_IO NV_Q / NV_IO NV_LE NV_LE NV_ROMP Y V U T0 U T T T Y T V V E F V Y V0 NV_LE NV_LE NV_ROMP TP 0MIL +_VRUN R.K_J 00 Mild Mild- Hot Reserved EV_PR_ L L H H EV_PR_ R_LERT# 9 EV_PR_ +VRUN R N_0K_J 00 0MIL TP L H L H PLK_JI LK_TPM LK_PI_F 0MIL TP LK_KPI LI0 LI LI 00 R 0_J R N_0_J 00 PM_EXTT#0 PM_EXTT# INT_PIRQ# INT_PIRQ# INT_PIRQ# INT_PIRQ# LI0 LI LI FWH_EN# EV_PR_ EV_PR_ 0MIL PME#_IH TP R _J 00 R _J 00 R _J 00 R _J 00 PLT_RT# LK_PI_JI LK_TPM_R LK_PI_F_R LK_PI_K E 0 E J E0 F V U Y0 U Y V W0 K0 K H E0 E F 0 K0 H9 H J K H0 TP TP TP TP TP9 TP0 TP TP TP TP TP TP TP TP TP9 TP0 PIRQ# PIRQ# PIRQ# PIRQ# REQ# / PIO0 REQ# / PIO REQ# / PIO NT# / PIO NT# / PIO NT# / PIO PIRQE# / PIO PIRQF# / PIO PIRQ# / PIO PIRQH# / PIO PME# PLTRT# LKOUT_PI0 LKOUT_PI LKOUT_PI LKOUT_PI LKOUT_PI PI U NV_R# NV_RE#_WR0 NV_RE#_WR NV_WE#_K0 NV_WE#_K UP0N UP0P UPN UPP UPN UPP UPN UPP UPN UPP UPN UPP UPN UPP UPN UPP UPN UPP UP9N UP9P UP0N UP0P UPN UPP UPN UPP UPN UPP URI# URI O0# / PIO9 O# / PIO0 O# / PIO O# / PIO O# / PIO O# / PIO9 O# / PIO0 O# / PIO T Y T F K H E 9 9 N M L0 K0 0 E0 0 0 L K E U_PN0 U_PP0 U_PN U_PP U_PN U_PP U_PN U_PP U_PN9 U_PP9 U_PN0 U_PP0 U_PN U_PP U_PN_R U_PP_R U_PN U_PP R9 N_._F 00 URI R._F 00 U_O#0 K0 U_O# U_O# U_O# L U_O# U_O# U_O# U_O# U_PN0 9 U_PP0 9 U_PN U_PP U_PN U_PP U_PN 9 U_PP 9 U_PN9 U_PP9 U_PN0 9 U_PP0 9 U_PN 9 U_PP 9 U_PN U_PP U_O#0 U_O# U PORT PORT-0 PORT- PORT- PORT- PORT- PORT- PORT- PORT- PORT- PORT-9 PORT-0 PORT- PORT- PORT- Function PR U.0 port U.0 U.0 Fingerprint Wireless LN (WiMX) amera WN luetooth P_0V_J 00_O OURPOINT +VRUN PLT_RT# U H0W 0.U_.V_K 00_XR UF_PLT_RT# R 00K_J 00 UF_PLT_RT#,,,,,,,9 U_PN_R U_PP_R RP0 N_0 00_PR U_PN U_PP U_PN U_PP PM_EXTT#0 PM_EXTT# Threshold 0 0 HOT 0 HOT +VRM RP U_O# U_O# U_O# U_O# 9 0 +VRM U_O# U_O# U_O# U_O#0 0 WRM 0K 0_0PR OFF FOXONN PH (PI,U,NVRM) HON HI Precision Ind. o., Ltd. P - R& ivision ize ocument Number Rev V00 MP M. Thursday, January 0, 0 ate: heet of

15 EV_PR_ '' L +VRM +VRUN '' H R0 K_J 00 PIO R 0K_J 00 PIO R 00 N_0K_J EV_PR_ R 00 0K_J +VRUN EXTMI#_R RIT_TEMP_REP# RUNTIME_I#_ PIO0 PIO H_RIN# PIO PIO Removed PIO as a strap for enabling Integrated clock mode R 0K_J 00 R 0K_J 00 R90 0K_J 00 R 0K_J 00 R 0K_J 00 R9 0K_J 00 R 0K_J 00 R 0K_J 00 EXTMI# RUNTIME_I#,, P H_PROHOT_E PE_RT_PH# close_gap_00_ns N_0W N_0W P close_gap_00_ns PE_PWR_OFF_PH# PIO0 RUNTIME_I#_ PIO PIO PIO MEM_PR0 PE_RT_PH# PIO PIO PIO PIO PIO R0 0K_J 00 R9 0K_J 00 MEM_PR EXTMI#_R PIO T H E 0 U 0 T E E P K K V M N M V UF MUY# / PIO0 TH / PIO TH / PIO TH / PIO PIO LN_PHY_PWR_TRL / PIO PIO TP / PIO TH0 / PIO LOK / PIO PIO / MEM_LE PIO PIO TP_PI# / PIO PIO TP / PIO TP / PIO LO / PIO TOUT0 / PIO9 TOUT / PIO PIO PU/MI TH / PIO TH / PIO9 TH / PIO0 TH / PIO 0TE PEI RIN# PROPWR THRMTRIP# INIT_V# N_ N_ N_ N_ N_ V_NTF_ 0 0 P U P Y Y0 T H K H0 K0 P H_0TE H_PEI_R H_RIN# H_PUPWR EV_PR_ PM_THRMTRIP#_R YI0 YI YI Follow R R N_0_J 00 R0 N_0K_J 00 R9 H_0TE H_RIN# H_PEI, H_PUPWR, +VRUN 00 N_90_F PM_THRMTRIP#_R E recommend N R9 for ERT can not low when PLTRT and thermatrip low at the same time PM_THRMTRIP#, +_0V_VTT +VRM Reserved Reserved Reserved Reserved Reserved +VRUN N_ through N_renamed to T_V through T_V, and N_ renamed to N_ in hapter allout efinitions. R00 _J 00 EVT Reserved +VRUN R N_0K_J 00 R 0K_J 00 R 0K_J 00 bit Value PH YTEM I YI0 YI YI Memory PR YI YI YI0 H H H L L L L R 0K_J 00 R N_0K_J 00 R9 N_0K_J 00 H L L H H L L L H L H L H L R 0K_J 00 R9 0K_J 00 R9 0K_J 00 R0 0K_J 00 R 0K_J 00 H_0TE PIO PIO PIO PIO RIT_TEMP_REP# PIE_WKE#_F R RIT_TEMP_REP# PIE_WKE#_F 0MIL TP N_00K_J 00 0MIL TP V TP / PIO9 PIO V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ NTF V_NTF_ V_NTF_ V_NTF_ V_NTF_9 V_NTF_0 V_NTF_ V_NTF_ V_NTF_ H H J J J J J TP TP MEM_PR MEM_PR 0MIL 0MIL MEM_PR MEM_PR R N_0K_J 00 R N_0K_J 00 R N_0K_J 00 R9 N_0K_J 00 MEM_PR0 MEM_PR MEM_PR MEM_PR R 0K_J 00 R 0K_J 00 R 0K_J 00 R 0K_J 00 V_NTF_ V_NTF_ J PIE_WKE#_F V_NTF_ V_NTF_ V_NTF_ V_NTF_,,,9 U_PWR PIE_WKE# Q0 TEKT R N_0_J 00 0MIL TP 0MIL TP0 9 E E9 F F9 V_NTF_9 V_NTF_0 V_NTF_ V_NTF_ V_NTF_ V_NTF_ OURPOINT V_NTF_ V_NTF_ V_NTF_9 V_NTF_0 V_NTF_ V_NTF_ 9 E E9 F F9 TP TP 0MIL 0MIL (b pcs) Reserved bit PR MEM PR MEM PR MEM PR MEM PR Memory PR L L L L L L L H (b pcs) 000 L L H L Reserved 00 L L H H Reserved 000 L H L L Reserved 00 L H L H Reserved 00 L H H L Reserved 0 L H H H FOXONN HON HI Precision Ind. o., Ltd. P - R& ivision PH (PIO,V_NTF,RV) ize ocum ent Num ber Rev ustom V00 MP M. ate: Thursday, January 0, 0 heet of

16 use internal VRM m/ mils use internal VRM PT do not defined current/0mils +V._VPLL_MI +_0V_VTT +VU 0m/ mils 9 +VRUN VW[0] m/0 mils 0m/0 mils N_0UH_00 +_0V_VTT EL0-00K L 0 N_0U_.V_M 00_XR +_0V_VTT 000m/0 mils For RF please put the caps for RF noise near the I R0 _F 00 0m/0 mils U_.V_M 00_XR L N_U_.V_M PU[] 00_XR U_.V_M 00_XR 9 +V._V_LKF 9 0U_.V_M W 00_XR W +VRTEXT N +VFI_VRM PRT 0.U_.V_K 00_XR Y9 VVRM[] +_VRUN_PLL +_VRUN_PLL VPLL F +_0V_VTT VPLL P 0m/ mils +VIFFLK F F VIO[] power_close_gap_00_ns m/ mils F VIFFLKN[] U_.V_M VIFFLKN[] 00_XR VIFFLKN[] U_.V_M 00_XR VT V 0 +_0V_VTT U_.V_M V 9m/ mils 00_XR 0.U_0V_K PT 00_XR T R0 00 PU V9 PU[] N_0.0_0.W_F PU[] +_0V_VTT N_U_.V_M 00_XR J P0 V_PRO_IO m/0 mils V_PU_IO VRT power_close_gap_00_ns 0.U_.V_K 0.U_.V_K 0 mils VRT.U_.V_K 00_XR 00_XR +VRM P9 0UH_00 EL0-00K L 00_XR power_close_gap_00_ns 0.U_.V_K 00_XR 0 P_0V_J U_.V_M_ U_.V_M_ 00_NPO 00_XR 00_XR +_0V_VTT +.0_V_LK 00 N_0_J R N_P_0V_K m/ mils 00_NPO 9 +VPW PH_VW N_0.U_0V_K 00_XR +V._V_LKF T V T H L9 UJ VLK VW_ PUYP V_[] VPLLMI VIO[] 9 VW[] U_.V_M VW[] 00_XR VW[] VW[] VW[] 9 U_.V_M VW[] 00_XR VW[] VW[] VW[9] W W W9 W W VW[] VW[] VW[] VW[] VW[] VW[] VW[] VW[] VW[9] VW[0] 9 90 OURPOINT U_.V_M 0.U_.V_K 0.U_.V_K 00_XR 00_XR 00_XR POWER lock and Miscellaneous PU RT T PI/PIO/LP U MI H VIO[9] VIO[0] VIO[] VIO[] VIO[] VU_[] VU_[] VU_[9] VU_[0] VU_[] VIO[] VREF_U PU[] VU_[] VREF VU_[] VU_[] VU_[] VU_[] V_[] V_[] V_[] V_[] VIO[] VIO[] VIO[] VIO[] VPLLT VVRM[] VIO[] VIO[] VIO[] VW[] VW[] VW[] VUH N P P T T9 T T V V P T M N N P N0 N P0 P W T J F H H F K F T V T9 P 0m /0mils +V_PH_VREFU +V_UU PH_V 0 PH_V PH_V 9m /mils +V_PH_VREF +V._VP +_0V_VTT +VRM +V.0_V_T +VFI_VRM 0m/ mils +_0V_VTT +VRM 9m /mils U_.V_M 00_XR 9 U_.V_M 00_XR P P P P 0.U_.V_K 00_XR +_0V_VTT U_.V_M 00_XR 0.U_.V_K 00_XR +VRM m /0mils N_U_.V_M 00_XR +_0V_VTT +_0V_VTT +VRM POWER_LOE_P_00_ns power_close_gap_00_ns power_close_gap_00_ns +VUH power_close_gap_00_ns 0.U_.V_K 00_XR 0.U_.V_K 00_XR 0.U_0V_K 00_XR +VRUN 0m/ mils +V._VPLL 0m/ mils m /0mils U_.V_M 00_XR 0m/ mils 0m/ mils 0m/ mils N_U_.V_M 00_XR +_0V_VTT 9 N_U_.V_K 00_XR +VRUN +VRM +VRUN use internal VRM N_0U_.V_M 00_XR P power_close_gap_00_ns 0.U_.V_K 00_XR H00H-0PT N_U_.V_M 00_XR R9 0_J 00 R N_0_J 00 H00H-0PT R0 0_J 00 U_.V_M 00_XR 0 0.U_.V_K 00_XR +VRM L 0UH_00 EL0-00K R0 0_J 00 +VRUN +_VRUN_PLL +_VRUN_PLL +VRM m /0mils V_[,,,]--->00m mils L N_0UH_00 EL0-00K L 0UH_00 EL0-00K +_0V_VTT +_VU_PU U_.V_M 00_XR U_.V_M 00_XR m /0mils + + 0U_.V_ 00. TPE0MI For quality issue -T0-M0 forbit to use,9 change to -T0-M00 9 0U_.V_ TPE0MI FOXONN HON HI Precision Ind. o., Ltd. P - R& ivision PH (POWER) / ize ocum ent Num ber Rev ustom V00 MP M. ate: Thursday, January 0, 0 heet of

17 +VRUN +_0V_VTT 9 For RF Noise please put it near the I +_0V_VTT +_0V_VTT efault is use Internal VRM For I systerm voltage issue delete L (L-M-00) Net name +V.0_V_EXP change to +_0V_VTT 9 P_0V_J 00_NPO +_0V_VTT 0 For RF Noise please put it near the I 0 P_0V_J 00_NPO L 9 0U_.V_M 00_XR L 0R-00MHZ_00 EM000 R 0 0U_.V_M 00_XR 0R-00MHZ_00 EM000 R 0.U_.V_K 00_XR +V._V +_0V_VTT 00m 0m +V.0_PH_VPLL_EXP L +V.0_VPLL_EXP +V.0_V_EXP Total 0 U_.V_K 00_XR 0m +_0V_V_V_RUN P N_UH_00 LFR0TR0M-LR 9 U_.V_K 00_XR L 0 U_.V_K 00_XR N_0R-00MHZ_00 EM000 R +VFIPLL use internal VRM 9 U_.V_K 00_XR 0 U_.V_K 00_XR 9 U_.V_K 00_XR 0 N_.U_.V_K 00_XR power_close_gap_00_ns 0.U_.V_K 00_XR +VFI_VRM >0mils N_.U_.V_K 00_XR 09 U_.V_K 00_XR >0mils +_0V_VTT U VORE[] VORE[] VORE[] VORE[] F VORE[] F VORE[] VORE[] VORE[] VORE[9] VORE[0] VORE[] 9 VORE[] J VORE[] J VORE[] J VORE[] J9 VORE[] J VORE[] N9 VIO[] J VPLLEXP N VIO[] N VIO[] N VIO[] N VIO[] N VIO[9] P VIO[0] P VIO[] P VIO[] P VIO[] T VIO[] N VIO[] N VIO[] H9 V_[] P VVRM[] VccFIPLL P VIO[] U0 VMI[] OURPOINT POWER V ORE VIO FI RT LV NN / PI MI HVMO V V VLV VLV VTX_LV[] VTX_LV[] VTX_LV[] VTX_LV[] V_[] V_[] VVRM[] VMI[] VLKMI VPNN[] VPNN[] VPNN[] VPNN[] VPI U U K K M M P P V V T T0 J J V 0m 0m m 0m +VFI_VRM m 0m 9 0.0U_.V_K 00_XR U_.V_K 00_XR 0m 90m +V.M_VPPI V_ 0.U_.V_K 00_XR 9 0.U_.V_K 00_XR U_.V_K 00_XR +V.0_V_MI_I +VPNN L0 +V_TX_LV 0R-00MHZ_00 EM000 R +VRUN +VRUN +V.0_V_MI U_.V_K 00_XR +VRM +V_ +V._V_LV L 0.UH_00 HI0F-R0J-M 0.U_.V_K 00_XR L +_VRUN 0R-00MHZ_00 EM000 R U_.V_K 00_XR L 0R-00MHZ_00 EM000 R L N_0R-00MHZ_00 EM000 R U_.V_K 00_XR 9 0U_.V_M 00_XR L +VRUN 0R-00MHZ_00 TI00U +_0V_VTT +VRUN 0R-00MHZ_00 EM000 R +_VRUN 0 0.U_.V_K 00_XR L L9 0R-00MHZ_00 0 EM000 R U_.V_K 00_XR +_0V_VTT L 0R-00MHZ_00 EM000 R.U_.V_K 00_XR +_0V_V_V_RUN FOXONN R N_0_J 00 R 0_J 00 R0 N_0_J 00 +_0V_VTT +_VU_PU +_VRUN PH (POWER) / >0mils >0mils >0mils HON HI Precision Ind. o., Ltd. P - R& ivision ize ocument Number Rev ustom V00 MP M. ate: Thursday, January 0, 0 heet of

18 ize ocument Number Rev ate: heet of HON HI Precision Ind. o., Ltd. P - R& ivision FOXONN V00 MP M. PH (V) Thursday, January 0, 0 ize ocument Number Rev ate: heet of HON HI Precision Ind. o., Ltd. P - R& ivision FOXONN V00 MP M. PH (V) Thursday, January 0, 0 ize ocument Number Rev ate: heet of HON HI Precision Ind. o., Ltd. P - R& ivision FOXONN V00 MP M. PH (V) Thursday, January 0, 0 UH OURPOINT UH OURPOINT V[] V[] V[] V[] V[] V[] V[] 9 V[9] V[0] V[] V[] V[] 9 V[] V[] V[] V[] V[] V[9] V[0] 0 V[] V[] V[] V[] 9 V[] V[] V[] V[] V[9] V[0] V[] V[] 9 V[] V[] 0 V[] V[] V[] V[9] V[] F0 V[] F V[] V[] F V[] F9 V[9] F V[0] F V[] F V[] F9 V[] F V[] F V[] F V[] F V[] F V[9] F V[0] F V[] 9 V[] V[] V[] V[] H V[] H V[] H V[] H9 V[9] H0 V[0] H V[] H V[] H V[] J9 V[] J V[] J V[] K V[9] K V[0] K V[] K V[] K V[] K V[] K V[] L V[] L V[] L9 V[] L V[9] L V[90] L V[9] L V[9] L V[9] L V[9] L V[9] M V[9] M V[99] M V[00] M9 V[0] M V[0] M V[0] M V[0] N V[0] N9 V[0] N V[0] N V[09] P V[0] P9 V[] P V[] P0 V[] P V[] P V[] P V[] P V[] P V[9] R V[0] R V[] T V[] T V[] T V[] T V[] T V[] T V[] T0 V[] T V[] T V[] T V[] T V[] U V[] U0 V[] V V[] V0 V[] V V[9] V0 V[0] V V[] V V[] V V[] V V[] W V[] W V[] W V[] W V[] W V[9] W V[0] W V[] W V[] W V[] W0 V[] W V[] V V[] Y V[] Y V[] Y V[0] V[] E V[] V[] P V[0] H V[] F V[] V[] V[] J V[] J V[] E V[9] T V[0] T9 V[0] M V[9] L V[9] L UI OURPOINT UI OURPOINT V[9] Y V[0] Y V[] Y V[] Y V[] V[] V[] 9 V[] V[] V[] V[9] V[0] 9 V[] V[] V[] V[] 0 V[] V[] V[] V[9] 0 V[0] V[] V[] V[] V[] V[] V[] V[] V[] V[9] V[90] V[9] 0 V[9] V[9] V[9] V[9] V[9] E V[9] E V[9] E0 V[99] F0 V[00] F V[0] F V[0] F0 V[0] F V[0] F V[0] F V[0] F V[0] V[0] F0 V[09] F V[0] F0 V[] F V[] V[] V[] V[] V[] V[] H V[] H V[9] H V[0] H9 V[] H V[] H V[] H V[] H V[] H9 V[] H V[] H V[9] V[0] V[] V[] V[] V[] V[] V[] 0 V[] V[] K V[] L V[] L V[] L0 V[] L V[9] L V[0] L V[] L V[] M V[] P V[] M V[] M V[] M V[] M0 V[] M V[9] M V[0] M V[] M V[] M V[] M V[] M V[] N V[] P0 V[] P V[9] P V[90] T V[9] P0 V[9] P V[9] P V[9] P V[9] R V[9] R V[9] T V[9] T V[99] T V[00] T V[0] W V[0] T V[0] T V[0] T V[0] V V[0] V V[0] V V[0] V V[09] V9 V[0] V V[] V V[] V9 V[] V V[] V V[] W V[] W9 V[] V[9] V[0] V[] V[] E V[] E V[] V[] 0 V[] V[] V[] V[9] V[0] H V[] H V[] W V[] W V[9] W V[0] Y V[] Y V[] Y V[] Y V[] Y V[] Y V[] 9 V[9] N V[0] J V[] N V[] H V[] H V[] H V[] H0 V[] H V[] H V[] F V[] K9 V[] K V[9] H V[0] K V[] K V[] V[] V[] E0 V[] V[] V[] H V[0] T V[] V[] V[] V[] P V[] F V[] H0 V[] M V[] P V[] P V[9] E V[0] V[] V[] J

19 +VRUN M [:0] M 0 M M M_# M_# M_LK_R M_LK_R# M_LK_R M_LK_R# M_KE M_KE M # M R# M WE# R9 0K_J 00 R0 0K_J 00,0 M_LK_R,0 M_T_R M_OT M_OT M Q[:0] M Q#[:0] N M 0 9 M 0 9 M 9 M 9 M 9 M 9 M 90 M M 9 M 9 M M 0/P M M /# 9 M 0 M # # 0 K0 0 K0# 0 K 0 K# KE0 KE # 0 R# 0_IM WE# 9 _IM L 00 OT0 0 OT M0 M M M M M 0 M M M Q0 M Q Q0 9 M Q Q M Q Q M Q Q M Q Q M Q Q M Q Q M Q#0 Q 0 M Q# Q#0 M Q# Q# M Q# Q# M Q# Q# M Q# Q# M Q# Q# 9 M Q# Q# Q# Q0 Q Q Q Q Q Q Q Q Q9 Q0 Q Q Q Q Q Q Q Q Q9 Q0 Q Q Q Q Q Q Q Q Q9 Q0 Q Q Q Q Q Q Q Q Q9 Q0 Q Q Q Q Q Q Q Q Q9 Q0 Q Q Q Q Q Q Q Q Q9 Q0 Q Q Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q9 M Q M Q0 M Q M Q M Q M Q 9 M Q M Q M Q M Q9 0 M Q M Q0 0 M Q M Q M Q 9 M Q9 M Q 9 M Q0 M Q M Q M Q 0 M Q 9M Q M Q M Q M Q 0M Q M Q 0M Q9 M Q M Q0 9M Q M Q 9M Q M Q M Q M Q 0M Q M Q9 M Q M Q M Q M Q M Q M Q M Q0 M Q M Q0 9M Q 9M Q 0M Q M Q 9M Q 9M Q9 RIMM_VREF M Q[:0],0,,, 9.U_.V_M 00_XR +_VU +VRUN M_RMRT#_R +V_VREF_Q_IMM 0 0.U_.V_K 00_XR.U_.V_M 00_XR.U_.V_M 00_XR 0.U_.V_K 00_XR 0.U_.V_K 00_XR N V V V V 9 V V V V9 V V0 0 V V 9 V V 9 V V 99 V9 V 00 V0 V 0 V V 0 V V V V V V9 V V0 V V 9 V V V V V 99 0 VP V V N V N V NTET V9 V0 9 EVENT# V 0 REET# V V V VREF_Q V 9 VREF_ V V V 9 V V9 90 V V0 9 V V 9 9 V V V V 9 V 0 V V9 0 V0 VTT 0 V VTT V 0 V 0 V V R O-IMM ONN_x0P FOX_0-JER-H +0_VRUN 0.U_.V_K 00_XR +V_VREF_Q_IMM +_VU R K_F 00 R RIMM_VREF +_VU R0 K_F 00 R0 R O-IMM ONN_x0P FOX_0-JER-H +_VU K_F 00 K_F 00 Mus ddress: (W)/(R) P9 0U_.V_K.x.x.9 + 0U_.V_M 00_XR 0U_.V_M 00_XR 0U_.V_M 00_XR 0U_.V_M 00_XR 9 0U_.V_M 00_XR 0 0U_.V_M 00_XR N_0U_.V_M 00_XR 9 P_0V_J 00_O 00/09/0 dd R0/R0 by Intel request +_VU For RF Noise P_0V_J 00_O U_.V_K 00_XR U_.V_K 00_XR U_.V_K 00_XR U_.V_K 00_XR please put the caps for RF noise near the I For RF Noise Place these aps near o-imm0 +0_VRUN P_0V_J 00_O U_.V_K 00_XR 9 U_.V_K 00_XR 0 U_.V_K 00_XR U_.V_K 00_XR For RF Noise FOXONN RIII(O-IMM_0) / HON HI Precision Ind. o., Ltd. P - R& ivision ize ocument Number Rev V00 MP M. Thursday, January 0, 0 ate: heet of 9

20 VREF_Q R0 0_F 00,,,, M 0,,,, M,,,, M,,,, M,,,, M,,,, M,,,, M,,,, M 0,,,, M 9,,,, M,,,, M,,,, M,,,, M,,,, M,,,, M,,,, M,,,, M,,,, M 0,, M_LK_R#0,, M_LK_R0,, M_KE0,, M_#0,,,, M WE#,,,, M R#,,,, M # R_ZQ,, M_OT0, M Q0, M Q#0,9,,, M_RMRT#_R M 0 J M K9 M J M N M N M K M M M 0 H M 9 M M N9 M M M M9 M L M L9 M K M L M L M 0 K M_LK_R#0 M_LK_R0 F M_KE0 0 M_#0 H M WE# H M R# F M # H9 M_OT0 M Q0 M Q#0 M_RMRT#_R N RIMM_VREF J9 E 00 N.U_.V_M 0 0 N 00_XR 0.U_.V_K 0.U_.V_K 00_XR 00_XR J 0. μf and. μf placed H close to VREF pins H0 F F0 U 0 /# 0/P 9 0 K# K KE # WE# R# # ZQ M/TQ NF/TQ# OT Q Q# REET# VREF VREFQ N N0 N9 N N N N N N N RM_F-P_IT HTQFR-H9 Q Q Q Q Q Q Q Q0 VQ VQ VQ VQ V V V V V V V V V9 VQ VQ VQ VQ VQ V V V0 V9 V V V V V V V V E E9 E 9 E0 0 E 9 K0 0 M0 K M N0 L0 L J J0 9 N F9 F 9 M Q M Q M Q, M Q M Q, M Q M Q, M Q M Q, M Q0 M Q, M Q M Q0, M Q M Q, M Q, +_VU,, VREF_Q VREF_Q 0.U_.V_M 00_XR +_VU R00 K_F 00 R00 K_F 00 R0 0_F 00 M 0 J M K9 M J M N M N M K M M M 0 H M 9 M M N9 M M M M9 M L M L9 M K M L M L M 0 K M_LK_R#0 M_LK_R0 F M_KE0 0 M_#0 H M WE# H M R# F M # R_ZQ H9 M_OT0 M Q, M Q M Q#, M Q# RIMM_VREF M_RMRT#_R N J9 VREF_Q E 0 N.U_.V_M 0 0 N 00_XR 0.U_.V_K 0.U_.V_K 00_XR 00_XR J H 0. μf and. μf placed H0 close to VREF pins F F0 U0 0 /# 0/P 9 0 K# K KE # WE# R# # ZQ M/TQ NF/TQ# OT Q Q# REET# VREF VREFQ N N0 N9 N N N N N N N Q Q Q Q Q Q Q Q0 VQ VQ VQ VQ V V V V V V V V V9 VQ VQ VQ VQ VQ V V V0 V9 V V V V V V V V E E9 E 9 E0 0 E 9 K0 0 M0 K M N0 L0 L J J0 9 N F9 F 9 M Q M Q M Q M Q0 M Q M Q9 M Q M Q +_VU M Q, M Q, M Q, M Q0, M Q, M Q9, M Q, M Q, +VRUN RM_F-P_IT HTQFR-H9 0 N_0.U_.V_K 00_XR U 0 V WP M_LK_R,9 L N M_T_R,9 N_EEPROM_OP-P_KIT -0I-JTU hange to -0I-JTU for MP issue Mus ddress: 0H M 0 M M M M M M M 0 M 9 M M M M M M M M M 0 M_LK_R#0 M_LK_R0 M_KE0 U J K9 0 J N N K M /# H 0/P M N9 9 M M9 L L9 K L L K 0 K# F K 0 KE Q Q Q Q Q Q Q Q0 VQ VQ VQ VQ E E9 E 9 E0 0 E M Q M Q0 M Q M Q M Q9 M Q M Q M Q +_VU M Q, M Q0, M Q, M Q, M Q9, M Q, M Q, M Q, M 0 M M M M M M M 0 M 9 M M M M M M M M M 0 U J K9 0 J N N K M /# H 0/P M N9 9 M M9 L L9 K L L K 0 Q Q Q Q Q Q Q Q0 E E9 E 9 M Q M Q M Q M Q M Q9 M Q M Q0 M Q +_VU M Q, M Q, M Q, M Q, M Q9, M Q, M Q0, M Q, R0 0_F 00 M_#0 H M WE# H M R# F M # R_ZQ H9 M_OT0 M Q, M Q M Q#, M Q# RIMM_VREF M_RMRT#_R N J9 VREF_Q E 0 N.U_.V_M 0 N 00_XR 0.U_.V_K 0.U_.V_K 00_XR 00_XR J 0. μf and. μf placed H close to VREF pins H0 F F0 # WE# R# # ZQ M/TQ NF/TQ# OT Q Q# REET# VREF VREFQ N N0 N9 N N N N N N N RM_F-P_IT HTQFR-H9 V V V V V V V V V9 VQ VQ VQ VQ VQ V V V0 V9 V V V V V V V V 9 K0 0 M0 K M N0 L0 L J J0 9 N F9 F 9 R0 0_F 00 M_LK_R#0 M_LK_R0 F M_KE0 0 M_#0 H M WE# H M R# F M # R_ZQ H9 M_OT0 M Q, M Q M Q#, M Q# RIMM_VREF M_RMRT#_R N J9 VREF_Q E 0 N.U_.V_M 09 N 00_XR 0.U_.V_K 0.U_.V_K 00_XR 00_XR J 0. μf and. μf placed close to VREF pins H H0 F F0 K# K KE # WE# R# # ZQ M/TQ NF/TQ# OT Q Q# REET# VREF VREFQ N N0 N9 N N N N N N N RM_F-P_IT HTQFR-H9 VQ VQ VQ VQ V V V V V V V V V9 VQ VQ VQ VQ VQ V V V0 V9 V V V V V V V V E0 0 E 9 K0 0 M0 K M N0 L0 L J J0 9 N F9 F 9 FOXONN RIII M / HON HI Precision Ind. o., Ltd. P - R& ivision ize ocument Number Rev. V00 MP M Thursday, January 0, 0 ate: heet of 0

TUCANA Block Diagram SFF PCH KBC. Intel CPU INTEL LPC SYSTEM DC/DC RT8223 PROJECT CODE : 91.4KK PCB P/N : 48.4KK01.0SB REVISION : S0201-SB LCD

TUCANA Block Diagram SFF PCH KBC. Intel CPU INTEL LPC SYSTEM DC/DC RT8223 PROJECT CODE : 91.4KK PCB P/N : 48.4KK01.0SB REVISION : S0201-SB LCD TUN lock iagram lock enerator I9LV9KLFT Thermal ensor MT TOP V N OTTOM Int MI Line Out MI In PKR.W RIII 00 RIII 00 P TKUP H odec Realtek L9 Flash ROM M 9 L L L L L L 0 lot 0 lot ~ RIII hannel RIII hannel

Διαβάστε περισσότερα

PROJECT : CHICAGO (For Intel Huron River Platform)

PROJECT : CHICAGO (For Intel Huron River Platform) PROJET : HO (For ntel Huron River Platform) 0 -- OVER HEET 0 -- YTEM LOK RM 0 -- LOK MP 0 -- POWER EQUENY RM 0 -- POWER MP 0 -- MU MP 0 -- lank 0 -- N/TT 0 -- PWR_HRE 0 -- PWR_V/.V -- PWR_VP -- PWR_.V/0.

Διαβάστε περισσότερα

STAR (Federer) 1.0 Page Modified: Thursday, March 18, :24:40

STAR (Federer) 1.0 Page Modified: Thursday, March 18, :24:40 0 -- OVER HEET 0 -- YTEM LOK RM 0 -- LOK MP 0 -- POWER MP 0 -- POWER EQUENY RM 0 -- POWER EQUENY TMN 0 -- MU MP 0 -- alpella (M,PE,F) 0 -- alpella (LK,M,JT) 0 -- alpella (R) -- alpella (POWER/N) -- alpella

Διαβάστε περισσότερα

Page of schematic page Rev. ate 0 0 0 0 0 0 0 0 0 0 0 0 Index lock iagram hange ist IR PROOR /(MI&HOT&PI) PROOR /(R) PROOR /(POWR) PROOR /() PH / (MI&VIO) PH / (T/P/zalia) PH / (PI/PI/K/U) PH / (PIO) PH

Διαβάστε περισσότερα

Page. 49 VRAM(BYPASS) 50 SDVO TO LVDS 51 LVDS-Inverter

Page. 49 VRAM(BYPASS) 50 SDVO TO LVDS 51 LVDS-Inverter Page 0 0 0 0 0 0 0 0 09 0 9 0 9 0 9 of chematics Page Index Page lock iagram(ystem) LOK N PU HOT / PU THRML / PU POWR / aglelake HOT/PI- / aglelake V/MI / aglelake RII H / aglelake RII H / aglelake POWR

Διαβάστε περισσότερα

Schematics Page Index (Title / Revision / Change Date) Rev.

Schematics Page Index (Title / Revision / Change Date) Rev. Page 0 0 0 0 0 0 0 0 0 0 0 0 0 of chematics Page Index page LOK IRM LOK EN (LL) Penryn(HOT U) / Penryn(HOT U) / Penryn(HOT U) / antiga (HOT) / antiga (MI) / antiga (RPHI) / antiga (RII) / antiga (POWER,V)

Διαβάστε περισσότερα

Schematics Page Index (Title / Revision / Change Date)

Schematics Page Index (Title / Revision / Change Date) Page 0 0 0 0 0 0 0 0 0 0 0 0 0 of chematics Page chematics Page Index lock iagram LOK N (K0) MROM(HOT U) / MROM(HOT U) / MROM(Power/nd) / restline (HOT) / restline (MI) / restline (RPHI) / restline (RII)

Διαβάστε περισσότερα

Title of Schematics Page ICH8-M( GND) 5/5 SATA HDD/CD-ROM EC+KBC Flash ROM/XBUS

Title of Schematics Page ICH8-M( GND) 5/5 SATA HDD/CD-ROM EC+KBC Flash ROM/XBUS Page 0 0 0 0 0 0 0 0 0 0 0 0 of chematics Page chematics Page Index lock iagram Merom(HOT U) / Merom(HOT U) / Merom(Power/nd) / LOK N restline (HOT) / restline (MI) / restline (RPHI) / restline (RII) /

Διαβάστε περισσότερα

intel <MCH Processor> intel <PCH>

intel <MCH Processor> intel <PCH> IV@ For UM EV@ For Pure is. SP@ For special setting SPI@ For Optimus & UM special setting SPE@ For Pure is.special setting V@ For udio version setting V@ For udio version setting @G For G setting PIV@

Διαβάστε περισσότερα

UM8 UMA SYSTEM DIAGRAM

UM8 UMA SYSTEM DIAGRAM +V/+V PG. PG. +.0V/+.V PG. PU ore PG. VG ore/+.v PG. +.V/+0.V PG. +.0VTT PG. UM VGORE harger LN PG. LNE theros/r 0/00 K ITE 0 PG. UM UM SYSTEM IGRM SOIMM Max. G PG. SOIMM Max. G PG. M ROM PG. LNEO WWN

Διαβάστε περισσότερα

Tablet SYSTEM BLOCK DIAGRAM

Tablet SYSTEM BLOCK DIAGRAM VER : OM P/N escription Tablet SYSTEM LOK IGRM Memory own Max. G P M* R III /00 MHZ IM FI Ivy ridge G 0 W P,,,, MI ep US- ep onn. TOUH PNEL P MI(x) mst - H P0 ST FI MI Gyroscope P ST LG0 e-compass/ G sensor

Διαβάστε περισσότερα

COMPONENTS LIST BASE COMPONENTS

COMPONENTS LIST BASE COMPONENTS ITLIN TEHNOLOGY grifo PPENIX : R SSEMLY The GP F can be ordered in two different mode: completely mounted, tested and ready to use or in assembly kit. In this final condition the user can directly use

Διαβάστε περισσότερα

LGA H61 + DDR3 SHEET

LGA H61 + DDR3 SHEET VS-00 Pro Rev:. LG H R SHEET TITLE SHEET TITLE 0 0 0 0 0 0 0 0 0 0 0 OVER SHEET LOK IGRM POWER SEQUENE- POWER SEQUENE- POWER MP- POWER MP- PU LG_R_/ PU LG_PEG/FI/VI_/ PU LG_POWER / PU LG_GN/RSV_/ RIII

Διαβάστε περισσότερα

- - SA - - SA. Project Code & Schematics Subject: MS31/51 Main Board. Rev. Page Charger (MAX1909)

- - SA - - SA. Project Code & Schematics Subject: MS31/51 Main Board. Rev. Page Charger (MAX1909) Page 0 0 0 0 0 0 0 0 0 0 0 0 chematics Page Index ( / Revision / hange ate) of chematics Page chematics Page Index lock iagram Yonah(HOT U) / Yonah(HOT U) / Yonah(Power/nd) / LITO (HOT) / LITO (MI) / LIT

Διαβάστε περισσότερα

Intel Calpella BlOCK DIAGRAM

Intel Calpella BlOCK DIAGRAM Intel alpella lok IGRM POWER /TT ONNETOR R-SOIMM H R-SOIMM H ST-O ST-H UIO/MP L SYSTEM RESET IRUIT TT HRGER RUN POWER SW +V_S/+V_S +V_SUS/+V_SUS +V_RUN/+V_RUN/+.V_RUN ual hannel R 0.V INTEL ISRETE SYSTEM

Διαβάστε περισσότερα

DIS._eDP. edp N13P-GS N13P-GL N13M-GS PEG TX/RX GPU. Display P15~P19. DMI(x4) INT_LVDS INT_CRT. Display INT_HDMI USB3.0/2.0 USB3-2/USB2-1.

DIS._eDP. edp N13P-GS N13P-GL N13M-GS PEG TX/RX GPU. Display P15~P19. DMI(x4) INT_LVDS INT_CRT. Display INT_HDMI USB3.0/2.0 USB3-2/USB2-1. IS._eP OM IV@ : igpu EV@ : dgpu OP@ : Optimus O@ : iscrete only SP@ : Special SNP@: NPGS/GL IV@: UM GL@: NPGL GS@: NP/MGS ep on. P RIII-SOIMM RIII-SOIMM P, INT._eP ual hannel R III 0//00 MHZ ep IM FI IVY

Διαβάστε περισσότερα

2 HBU Intel UMA Block Diagram. Intel CPU. Penryn SV 3,4,5. FSB 800/1066MHz RGB CRT. Cantiga-GM/GL AGTL+ CPU I/F

2 HBU Intel UMA Block Diagram. Intel CPU. Penryn SV 3,4,5. FSB 800/1066MHz RGB CRT. Cantiga-GM/GL AGTL+ CPU I/F /MM M/M Pro/x RJ ONN RJ ONN LIN OUT MI IN INTRNL MI HU- Intel UM lock iagram lock enerator ILPR RII /00 lot 0 RII /00 Realtek RT lot Realtek RTL0T 0/00 MOM MOM X0-Z H UIO O X0-Z RII /00 hannel R II /00

Διαβάστε περισσότερα

Intel CPU. Penryn SV 3,4,5. FSB 800/1066MHz. Cantiga-PM. nvidia INTEGRATED GRAHPICS LVDS, CRT I/F. PCIE x 16 6,7,8,9,10,11 C-LINK INTEL ICH9-M

Intel CPU. Penryn SV 3,4,5. FSB 800/1066MHz. Cantiga-PM. nvidia INTEGRATED GRAHPICS LVDS, CRT I/F. PCIE x 16 6,7,8,9,10,11 C-LINK INTEL ICH9-M /MM M/M Pro/x RJ ONN RJ ONN LIN OUT MI IN INTRNL MI VIT lock iagram lock enerator ILPR RII /00 lot 0 RII /00 Realtek RT lot Realtek RTL0-R 0/00 MOM MOM X0-Z H UIO O X0-Z RII /00 hannel R II /00 hannel

Διαβάστε περισσότερα

QUANTA COMPUTER. Page Title of schematic page Rev. Date

QUANTA COMPUTER. Page Title of schematic page Rev. Date Page of schematic page Rev. ate 0 0 0 0 0 0 0 0 0 0 0 Index lock iagram hange ist OK NRTOR PROSSOR /(MI&HOST&PI) PROSSOR /(R) PROSSOR /(POWR) PROSSOR /() PH / (MI&VIO) PH / (ST/P/zalia) PH / (PI/PI/K/US)

Διαβάστε περισσότερα

First International Computer,Inc Protable Computer Group HW Department

First International Computer,Inc Protable Computer Group HW Department First International omputer,inc Protable omputer roup HW epartment oard name : Mother oard chematic. chematic Page escription : Project : P(M). PI & IRQ & M escription : Version : 0. Initial ate : ugust

Διαβάστε περισσότερα

DISPLAY SUPPLY: FILTER STANDBY

DISPLAY SUPPLY: FILTER STANDBY ircuit iagrams and PW Layouts. ircuit iagrams and PW Layouts J.0 P. 0 isplay Supply P: ilter Standby MNS NPUT -Vac 00 P-V- V_OT 0 0 0 0 0 0 0 0 SPLY SUPPLY: LT STNY 0 M0 V 0 T,/0V MSU -VOLTS NOML... STNY

Διαβάστε περισσότερα

65W PWM Output LED Driver. IDLV-65 series. File Name:IDLV-65-SPEC

65W PWM Output LED Driver. IDLV-65 series. File Name:IDLV-65-SPEC ~ A File Name:IDLV65SPEC 07050 SPECIFICATION MODEL OUTPUT OTHERS NOTE DC VOLTAGE RATED CURRENT RATED POWER DIMMING RANGE VOLTAGE TOLERANCE PWM FREQUENCY (Typ.) SETUP TIME Note. AUXILIARY DC OUTPUT Note.

Διαβάστε περισσότερα

FM9 XXXX Intel Discrete GFX

FM9 XXXX Intel Discrete GFX FM XXXX Intel iscrete GFX VER : PW: PW: POWER /TT ONNETOR PG R-SOIMM PG R-SOIMM SYSTEM RESET IRUIT TT HRGER RUN POWER SW +.V_SUS/+V_SUS +V/+.V/+.V PG PG PG ual hannel R //.V uburndale/ larksfield ( rpg

Διαβάστε περισσότερα

15W DIN Rail Type DC-DC Converter. DDR-15 series. File Name:DDR-15-SPEC

15W DIN Rail Type DC-DC Converter. DDR-15 series. File Name:DDR-15-SPEC DIN Rail Type DC-DC Converter ± : DIN Rail Type DC-DC Converter SPECIFICATION MODEL OUTPUT INPUT PROTECTION ENVIRONMENT SAFETY & EMC (Note 5) OTHERS DC VOLTAGE RATED CURRENT CURRENT RANGE RATED POWER RIPPLE

Διαβάστε περισσότερα

Advanced Subsidiary Unit 1: Understanding and Written Response

Advanced Subsidiary Unit 1: Understanding and Written Response Write your name here Surname Other names Edexcel GE entre Number andidate Number Greek dvanced Subsidiary Unit 1: Understanding and Written Response Thursday 16 May 2013 Morning Time: 2 hours 45 minutes

Διαβάστε περισσότερα

Potential Dividers. 46 minutes. 46 marks. Page 1 of 11

Potential Dividers. 46 minutes. 46 marks. Page 1 of 11 Potential Dividers 46 minutes 46 marks Page 1 of 11 Q1. In the circuit shown in the figure below, the battery, of negligible internal resistance, has an emf of 30 V. The pd across the lamp is 6.0 V and

Διαβάστε περισσότερα

65W PWM Output LED Driver. IDPV-65 series. File Name:IDPV-65-SPEC

65W PWM Output LED Driver. IDPV-65 series. File Name:IDPV-65-SPEC IDPV65 series ~ A File Name:IDPV65SPEC 07060 IDPV65 series SPECIFICATION MODEL OUTPUT OTHERS NOTE DC VOLTAGE RATED CURRENT RATED POWER DIMMING RANGE VOLTAGE TOLERANCE PWM FREQUENCY (Typ.) SETUP TIME Note.

Διαβάστε περισσότερα

CPU Celeron-M ULV (Dothan) FCBGA479 NORTH BRIDGE SOUTH BRIDGE

CPU Celeron-M ULV (Dothan) FCBGA479 NORTH BRIDGE SOUTH BRIDGE 0_lock iagram 0_ystem etting 0_Power equence 0_E Pin efine 0_History 0_* 0_lock en_lpr 0_othan_HT 0_othan_PWR_ 0_0ML_HT_M _0ML_RM _0ML_V_LV_TV _0ML_PWR _0ML H-M_zalia_P_P_LN _H-M_U_PE_M_E_T _H-M_PWR R

Διαβάστε περισσότερα

Spears Intel UMA Block Diagram

Spears Intel UMA Block Diagram pears Intel UM lock iagram 00/0/ PU / IL LK N ILPR Intel PU Merom M F:MHz/00MHz,, Project code :.W00.00 P P/N : 0 Revision : - INPUT OUTPUT TOUT _OR YTM / TP R RT RT INPUT OUTPUT Host U /MHz LV L TOUT

Διαβάστε περισσότερα

15W DIN Rail Type DC-DC Converter. DDR-15 s e r i e s. File Name:DDR-15-SPEC

15W DIN Rail Type DC-DC Converter. DDR-15 s e r i e s. File Name:DDR-15-SPEC DIN Rail Type DC-DC Converter ± : DIN Rail Type DC-DC Converter SPECIFICATION MODEL OUTPUT INPUT PROTECTION ENVIRONMENT SAFETY & EMC (Note 5) OTHERS NOTE DC VOLTAGE RATED CURRENT CURRENT RANGE RATED POWER

Διαβάστε περισσότερα

[1] P Q. Fig. 3.1

[1] P Q. Fig. 3.1 1 (a) Define resistance....... [1] (b) The smallest conductor within a computer processing chip can be represented as a rectangular block that is one atom high, four atoms wide and twenty atoms long. One

Διαβάστε περισσότερα

ichip CO2128 with EBI Flash and Siemens HC25 GSM Modem

ichip CO2128 with EBI Flash and Siemens HC25 GSM Modem Reference Design ichip CO with EBI Flash and Siemens HC GSM Modem Revision History Version Date Description.0 May 00 Initial version.0 September 00 Changed from Mb Flash to Mb Flash Introduction This Reference

Διαβάστε περισσότερα

First International Computer,Inc Protable Computer Group HW Department

First International Computer,Inc Protable Computer Group HW Department First International omputer,inc Protable omputer roup HW epartment oard name : Mother oard chematic. chematic Page escription : Project : T. PI & IRQ & M escription : Version : 0. Initial ate : eptember,

Διαβάστε περισσότερα

+3V3 Supply. +3V0 Flash + VCCPGMy +2V5 FPGA VCC + FPGA I/O +1V1 FPGA Core. Overview. abaxor engineering GmbH

+3V3 Supply. +3V0 Flash + VCCPGMy +2V5 FPGA VCC + FPGA I/O +1V1 FPGA Core. Overview. abaxor engineering GmbH 6 7 8 Supply +V0 Flash + PGMy +V FPG + FPG I/O +V FPG ore Overview 6 7 8 6 7 8 I0NK_ IO H IO P IO L IO J VRFN0 N IO/IFFIO_TX_L9N/IFFOUT_L9N IO/IFFIO_RX_L0N/IFFOUT_L0N/QL J IO/IFFIO_TX_L9P/IFFOUT_L9P/QL

Διαβάστε περισσότερα

Electrical Specifications at T AMB =25 C DC VOLTS (V) MAXIMUM POWER (dbm) DYNAMIC RANGE IP3 (dbm) (db) Output (1 db Comp.) at 2 f U. Typ.

Electrical Specifications at T AMB =25 C DC VOLTS (V) MAXIMUM POWER (dbm) DYNAMIC RANGE IP3 (dbm) (db) Output (1 db Comp.) at 2 f U. Typ. Surface Mount Monolithic Amplifiers High Directivity, 50Ω, 0.5 to 5.9 GHz Features 3V & 5V operation micro-miniature size.1"x.1" no external biasing circuit required internal DC blocking at RF input &

Διαβάστε περισσότερα

Page Title of schematic page Rev. Date Page Title of schematic page Rev. Date

Page Title of schematic page Rev. Date Page Title of schematic page Rev. Date Page Title of schematic page Rev. ate Page ist lock iagram hange ist SN /(HOST&PIE) SN /(R I/F) SN /(POWER) SN /(/Strap) PH /(MI/FI/VIEO) PH /(ST/RT/H/P) PH /(PIE/US/K/NV) PH /(GPIO/PU/STRP) PH /(POWER)

Διαβάστε περισσότερα

IDPV-45 series. 45W PWM Output LED Driver. File Name:IDPV-45-SPEC S&E

IDPV-45 series. 45W PWM Output LED Driver. File Name:IDPV-45-SPEC S&E IDPV5 series S&E ~ A File Name:IDPV5SPEC 0805 IDPV5 series SPECIFICATION MODEL OUTPUT INPUT OTHERS NOTE DC VOLTAGE RATED CURRENT RATED POWER DIMMING RANGE VOLTAGE TOLERANCE PWM FREQUENCY (Typ.) SETUP TIME

Διαβάστε περισσότερα

Applications. 100GΩ or 1000MΩ μf whichever is less. Rated Voltage Rated Voltage Rated Voltage

Applications. 100GΩ or 1000MΩ μf whichever is less. Rated Voltage Rated Voltage Rated Voltage Features Rated Voltage: 100 VAC, 4000VDC Chip Size:,,,,, 2220, 2225 Electrical Dielectric Code EIA IEC COG 1BCG Applications Modems LAN / WAN Interface Industrial Controls Power Supply Back-Lighting Inverter

Διαβάστε περισσότερα

DC-DC Constant Current Step-Down LED driver LDD-300L LDD-350L LDD-500L LDD-600L LDD-700L CURRENT RANGE

DC-DC Constant Current Step-Down LED driver LDD-300L LDD-350L LDD-500L LDD-600L LDD-700L CURRENT RANGE SPECIFICATION ORDER NO. LDD-00L LDD-0L LDD-00L LDD-00L LDD-700L CURRENT RANGE 00mA 0mA 00mA VOLTAGE RANGE Note. ~ VDC for LDD-00~700L/LW ; ~ 8VDC for LDD-00~700LS CURRENT ACCURACY (Typ.) ±% at VDC input

Διαβάστε περισσότερα

ichip CO2128 with EBI Flash and Siemens MC39i GSM Modem

ichip CO2128 with EBI Flash and Siemens MC39i GSM Modem Reference Design 0 ichip CO with EBI Flash and Siemens MCi GSM Modem Revision History Version Date Description.0 May 00 Initial version.0 September 00 Changed from Mb Flash to Mb Flash Introduction This

Διαβάστε περισσότερα

Calculating the propagation delay of coaxial cable

Calculating the propagation delay of coaxial cable Your source for quality GNSS Networking Solutions and Design Services! Page 1 of 5 Calculating the propagation delay of coaxial cable The delay of a cable or velocity factor is determined by the dielectric

Διαβάστε περισσότερα

Current Sensing Chip Resistor SMDL Series Size: 0201/0402/0603/0805/1206/1010/2010/2512/1225/3720/7520. official distributor of

Current Sensing Chip Resistor SMDL Series Size: 0201/0402/0603/0805/1206/1010/2010/2512/1225/3720/7520. official distributor of Product: Current Sensing Chip Resistor SMDL Series Size: 0201/0402/0603/0805/1206/1010/2010/2512/1225/3720/7520 official distributor of Current Sensing Chip Resistor (SMDL Series) 1. Features -3 Watts

Διαβάστε περισσότερα

CSK series. Current Sensing Chip Resistor. Features. Applications. Construction FAITHFUL LINK

CSK series. Current Sensing Chip Resistor. Features. Applications. Construction FAITHFUL LINK CSK series Current Sensing Chip Resistor Features» 3 Watts power rating in 1 Watt size, 1225 Package» Low TCR of ±100 PPM/ C» Resistance values from 1m to 1 ohm» High purity alumina substrate for high

Διαβάστε περισσότερα

TRC ELECTRONICS, INC LED Driver Constant Voltage 45W MEAN WELL IDLV-45 Series

TRC ELECTRONICS, INC LED Driver Constant Voltage 45W MEAN WELL IDLV-45 Series LED Driver Constant Voltage 5W MEAN WELL IDLV5 Series ~ A File Name:IDLV5SPEC 0707 TRC ELECTRONICS, INC..888.6.95 LED Driver Constant Voltage 5W MEAN WELL IDLV5 Series TRC ELECTRONICS, INC. SPECIFICATION

Διαβάστε περισσότερα

Model Name: SOM-DB5800

Model Name: SOM-DB5800 Model Name: OM-00 0 OVER 0 Revision History 0 0 lock iagram OMe R.0 Type RW / 0 OMe R.0 Type RW / 0 0 lock uffer PI Express X lot 0 0 I lot PI Express X / X 0 LN / U.0 Port 0- U lient U.0 Port U.0 Port

Διαβάστε περισσότερα

DC-DC Constant Current Step-Down LED driver LDD-300L LDD-350L LDD-500L LDD-600L LDD-700L CURRENT RANGE

DC-DC Constant Current Step-Down LED driver LDD-300L LDD-350L LDD-500L LDD-600L LDD-700L CURRENT RANGE SPECIFICATION ORDER NO. LDD-00L LDD-0L LDD-00L LDD-00L LDD-700L CURRENT RANGE 00mA 0mA 00mA 00mA VOLTAGE RANGE Note. ~ VDC for LDD-00~700L/LW ; ~ 8VDC for LDD-00~700LS CURRENT ACCURACY (Typ.) ±% at VDC

Διαβάστε περισσότερα

RSDW08 & RDDW08 series

RSDW08 & RDDW08 series /,, MODEL SELECTION TABLE INPUT ORDER NO. INPUT VOLTAGE (RANGE) NO LOAD INPUT CURRENT FULL LOAD VOLTAGE CURRENT EFFICIENCY (Typ.) CAPACITOR LOAD (MAX.) RSDW08F-03 344mA 3.3V 2000mA 80% 2000μF RSDW08F-05

Διαβάστε περισσότερα

0.635mm Pitch Board to Board Docking Connector. Lead-Free Compliance

0.635mm Pitch Board to Board Docking Connector. Lead-Free Compliance .635mm Pitch Board to Board Docking Connector Lead-Free Compliance MINIDOCK SERIES MINIDOCK SERIES Features Specifications Application.635mm Pitch Connector protected by Diecasted Zinc Alloy Metal Shell

Διαβάστε περισσότερα

RF series Ultra High Q & Low ESR capacitor series

RF series Ultra High Q & Low ESR capacitor series RF series Ultra High Q & Low ESR capacitor series FAITHFUL LINK Features Application» High Q and low ESR performance at high frequency» Telecommunication products & equipments:» Ultra low capacitance to

Διαβάστε περισσότερα

60W AC-DC High Reliability Slim Wall-mounted Adaptor. SGA60E series. File Name:SGA60E-SPEC

60W AC-DC High Reliability Slim Wall-mounted Adaptor. SGA60E series. File Name:SGA60E-SPEC AC-DC High Reliability Slim Wall-mounted Adaptor SGA60E series Ⅵ Ⅴ Ⅱ Ⅱ { ψ. ψ File Name:SGA60E-SPEC 2015-09-15 AC-DC High Reliability Slim Wall-mounted Adaptor SGA60E series SPECIFICATION ORDER NO. SGA60E05-P1J

Διαβάστε περισσότερα

Development and Verification of Multi-Level Sub- Meshing Techniques of PEEC to Model High- Speed Power and Ground Plane-Pairs of PFBS

Development and Verification of Multi-Level Sub- Meshing Techniques of PEEC to Model High- Speed Power and Ground Plane-Pairs of PFBS Rose-Hulman Institute of Technology Rose-Hulman Scholar Graduate Theses - Electrical and Computer Engineering Graduate Theses Spring 5-2015 Development and Verification of Multi-Level Sub- Meshing Techniques

Διαβάστε περισσότερα

IDPV-25 series. 25W PWM Output LED Driver. File Name:IDPV-25-SPEC S&E

IDPV-25 series. 25W PWM Output LED Driver. File Name:IDPV-25-SPEC S&E 5W PWM Output LED Driver IDPV5 series S&E ~ A File Name:IDPV5SPEC 0805 5W PWM Output LED Driver IDPV5 series SPECIFICATION MODEL IDPV5 IDPV5 4 IDPV5 6 IDPV5 48 IDPV5 60 DC VOLTAGE V 4V 6V 48V 60V CONSTANT

Διαβάστε περισσότερα

Homework 8 Model Solution Section

Homework 8 Model Solution Section MATH 004 Homework Solution Homework 8 Model Solution Section 14.5 14.6. 14.5. Use the Chain Rule to find dz where z cosx + 4y), x 5t 4, y 1 t. dz dx + dy y sinx + 4y)0t + 4) sinx + 4y) 1t ) 0t + 4t ) sinx

Διαβάστε περισσότερα

Thermal Sensor LM26 5. Keyboard Light 12.1'' XGA LCD 19 LVDS CRT SELECTION RGB CRT USB 2.0 CH3 RICOH R5C847 IEEE1394 CONN. Cardbus + SD Card +

Thermal Sensor LM26 5. Keyboard Light 12.1'' XGA LCD 19 LVDS CRT SELECTION RGB CRT USB 2.0 CH3 RICOH R5C847 IEEE1394 CONN. Cardbus + SD Card + March ' Thermal ensor MX0 LM I us / M us us witch I HP OUT MI ONN for ali Int. MI for K- MI IN Mus UNUFFR R OIMM Normal ocket 00-PIN R OIMM UNUFFR R OIMM Reverse ocket T H OP MP MX99 9 H UIO O 9JP,, M

Διαβάστε περισσότερα

EE101: Resonance in RLC circuits

EE101: Resonance in RLC circuits EE11: Resonance in RLC circuits M. B. Patil mbatil@ee.iitb.ac.in www.ee.iitb.ac.in/~sequel Deartment of Electrical Engineering Indian Institute of Technology Bombay I V R V L V C I = I m = R + jωl + 1/jωC

Διαβάστε περισσότερα

the total number of electrons passing through the lamp.

the total number of electrons passing through the lamp. 1. A 12 V 36 W lamp is lit to normal brightness using a 12 V car battery of negligible internal resistance. The lamp is switched on for one hour (3600 s). For the time of 1 hour, calculate (i) the energy

Διαβάστε περισσότερα

NMBTC.COM /

NMBTC.COM / Common Common Vibration Test:... Conforms to JIS C 60068-2-6, Amplitude: 1.5mm, Frequency 10 to 55 Hz, 1 hour in each of the X, Y and Z directions. Shock Test:...Conforms to JIS C 60068-2-27, Acceleration

Διαβάστε περισσότερα

SMD Transient Voltage Suppressors

SMD Transient Voltage Suppressors SMD Transient Suppressors Feature Full range from 0 to 22 series. form 4 to 60V RMS ; 5.5 to 85Vdc High surge current ability Bidirectional clamping, high energy Fast response time

Διαβάστε περισσότερα

Surface Mount Multilayer Chip Capacitors for Commodity Solutions

Surface Mount Multilayer Chip Capacitors for Commodity Solutions Surface Mount Multilayer Chip Capacitors for Commodity Solutions Below tables are test procedures and requirements unless specified in detail datasheet. 1) Visual and mechanical 2) Capacitance 3) Q/DF

Διαβάστε περισσότερα

Reminders: linear functions

Reminders: linear functions Reminders: linear functions Let U and V be vector spaces over the same field F. Definition A function f : U V is linear if for every u 1, u 2 U, f (u 1 + u 2 ) = f (u 1 ) + f (u 2 ), and for every u U

Διαβάστε περισσότερα

Smaller. 6.3 to 100 After 1 minute's application of rated voltage at 20 C, leakage current is. not more than 0.03CV or 4 (µa), whichever is greater.

Smaller. 6.3 to 100 After 1 minute's application of rated voltage at 20 C, leakage current is. not more than 0.03CV or 4 (µa), whichever is greater. Low Impedance, For Switching Power Supplies Low impedance and high reliability withstanding 5000 hours load life at +05 C (3000 / 2000 hours for smaller case sizes as specified below). Capacitance ranges

Διαβάστε περισσότερα

LR Series Metal Alloy Low-Resistance Resistor

LR Series Metal Alloy Low-Resistance Resistor Tel : 881745 Fax : 881749 LR Series Metal Alloy LowResistance Resistor This specification is applicable to lead free, halogen free of RoHS directive for metal alloy lowresistance resistor. The product

Διαβάστε περισσότερα

Capacitors - Capacitance, Charge and Potential Difference

Capacitors - Capacitance, Charge and Potential Difference Capacitors - Capacitance, Charge and Potential Difference Capacitors store electric charge. This ability to store electric charge is known as capacitance. A simple capacitor consists of 2 parallel metal

Διαβάστε περισσότερα

555 TIMER APPLICATIONS AND VOLTAGE REGULATORS

555 TIMER APPLICATIONS AND VOLTAGE REGULATORS 555 TIMER APPLICATIONS AND VOLTAGE REGULATORS OBJECTIVE The purpose of the experiment is to design and experimentally verify astable and monostable multivibrators using 555 timers; to design variable voltage

Διαβάστε περισσότερα

EΘΝΙΚΟ ΚΑΙ ΚΑΠΟΔΙΣΤΡΙΑΚΟ ΠΑΝΕΠΙΣΤΗΜΙΟ ΑΘΗΝΩΝ ΕΙΔΙΚΟΣ ΛΟΓΑΡΙΑΣΜΟΣ ΚΟΝΔΥΛΙΩΝ ΕΡΕΥΝΑΣ ΓΡΑΜΜΑΤΕΙΑ ΕΠΙΤΡΟΠΗΣ ΕΡΕΥΝΩΝ ΑΝΑΡΤΗΤΕΑ ΣΤΟ ΚΗΜΔΗΣ & ΣΤΗ ΔΙΑΥΓΕΙΑ

EΘΝΙΚΟ ΚΑΙ ΚΑΠΟΔΙΣΤΡΙΑΚΟ ΠΑΝΕΠΙΣΤΗΜΙΟ ΑΘΗΝΩΝ ΕΙΔΙΚΟΣ ΛΟΓΑΡΙΑΣΜΟΣ ΚΟΝΔΥΛΙΩΝ ΕΡΕΥΝΑΣ ΓΡΑΜΜΑΤΕΙΑ ΕΠΙΤΡΟΠΗΣ ΕΡΕΥΝΩΝ ΑΝΑΡΤΗΤΕΑ ΣΤΟ ΚΗΜΔΗΣ & ΣΤΗ ΔΙΑΥΓΕΙΑ EΘΝΙΚΟ ΚΑΙ ΚΑΠΟΔΙΣΤΡΙΑΚΟ ΠΑΝΕΠΙΣΤΗΜΙΟ ΑΘΗΝΩΝ ΕΙΔΙΚΟΣ ΛΟΓΑΡΙΑΣΜΟΣ ΚΟΝΔΥΛΙΩΝ ΕΡΕΥΝΑΣ ΓΡΑΜΜΑΤΕΙΑ ΕΠΙΤΡΟΠΗΣ ΕΡΕΥΝΩΝ ΑΝΑΡΤΗΤΕΑ ΣΤΟ ΚΗΜΔΗΣ & ΣΤΗ ΔΙΑΥΓΕΙΑ Πρόσκληση εκδήλωσης ενδιαφέροντος 45005/2015 στο πλαίσιο

Διαβάστε περισσότερα

ΑΝΙΧΝΕΥΣΗ ΓΕΓΟΝΟΤΩΝ ΒΗΜΑΤΙΣΜΟΥ ΜΕ ΧΡΗΣΗ ΕΠΙΤΑΧΥΝΣΙΟΜΕΤΡΩΝ ΔΙΠΛΩΜΑΤΙΚΗ ΕΡΓΑΣΙΑ

ΑΝΙΧΝΕΥΣΗ ΓΕΓΟΝΟΤΩΝ ΒΗΜΑΤΙΣΜΟΥ ΜΕ ΧΡΗΣΗ ΕΠΙΤΑΧΥΝΣΙΟΜΕΤΡΩΝ ΔΙΠΛΩΜΑΤΙΚΗ ΕΡΓΑΣΙΑ ΕΘΝΙΚΟ ΜΕΤΣΟΒΙΟ ΠΟΛΥΤΕΧΝΕΙΟ ΣΧΟΛΗ ΗΛΕΚΤΡΟΛΟΓΩΝ ΜΗΧΑΝΙΚΩΝ ΚΑΙ ΜΗΧΑΝΙΚΩΝ ΥΠΟΛΟΓΙΣΤΩΝ ΤΟΜΕΑΣ ΕΠΙΚΟΙΝΩΝΙΩΝ ΗΛΕΚΤΡΟΝΙΚΗΣ ΚΑΙ ΣΥΣΤΗΜΑΤΩΝ ΠΛΗΡΟΦΟΡΙΚΗΣ ΑΝΙΧΝΕΥΣΗ ΓΕΓΟΝΟΤΩΝ ΒΗΜΑΤΙΣΜΟΥ ΜΕ ΧΡΗΣΗ ΕΠΙΤΑΧΥΝΣΙΟΜΕΤΡΩΝ

Διαβάστε περισσότερα

38BXCS STANDARD RACK MODEL. DCS Input/Output Relay Card Series MODEL & SUFFIX CODE SELECTION 38BXCS INSTALLATION ORDERING INFORMATION RELATED PRODUCTS

38BXCS STANDARD RACK MODEL. DCS Input/Output Relay Card Series MODEL & SUFFIX CODE SELECTION 38BXCS INSTALLATION ORDERING INFORMATION RELATED PRODUCTS DCS Input/Output Relay Card Series STANDARD RACK MODEL 38BXCS MODEL & SUFFIX CODE SELECTION 38BXCS MODEL CONNECTOR Y1 :Yokogawa KS2 cable use Y2 :Yokogawa KS9 cable use Y6 :Yokogawa FA-M3/F3XD32-3N use

Διαβάστε περισσότερα

ULX Wireless System USER GUIDE SUPPLEMENT RENSEIGNEMENT SUPPLÉMENTAIRES INFORMACION ADICIONAL. M1 ( MHz)

ULX Wireless System USER GUIDE SUPPLEMENT RENSEIGNEMENT SUPPLÉMENTAIRES INFORMACION ADICIONAL. M1 ( MHz) ULX Wireless System USER GUIDE SUPPLEMENT RENSEIGNEMENT SUPPLÉMENTAIRES INFORMACION ADICIONAL M1 (662 698 MHz) 2003, Shure Incorporated 27B8733A (Rev. 4) Printed in U.S.A. SPECIFICATIONS ULX1 Transmitter

Διαβάστε περισσότερα

CHAPTER 25 SOLVING EQUATIONS BY ITERATIVE METHODS

CHAPTER 25 SOLVING EQUATIONS BY ITERATIVE METHODS CHAPTER 5 SOLVING EQUATIONS BY ITERATIVE METHODS EXERCISE 104 Page 8 1. Find the positive root of the equation x + 3x 5 = 0, correct to 3 significant figures, using the method of bisection. Let f(x) =

Διαβάστε περισσότερα

BM1385. Bitcoin Hash ASIC Datasheet. Bitmain Technologies Limited

BM1385. Bitcoin Hash ASIC Datasheet. Bitmain Technologies Limited BM1385 Bitcoin Hash ASIC Datasheet Bitmain Technologies Limited Page 1 of 14 Contents Contents... 1 Revision History... 2 1 Overview... 3 1.1 Features... 3 1.2 Applications... 3 2 Pin Description... 4

Διαβάστε περισσότερα

MAX-QUALITY ELECTRIC CO; LTD Thin Film Precision Chip Resistors. Data Sheet

MAX-QUALITY ELECTRIC CO; LTD Thin Film Precision Chip Resistors. Data Sheet Data Sheet Customer: Product: Size: Current Sensing Chip Resistor CS Series 0201/0402/0603/0805/1206/1010/2010/2512 1225/3720/7520 Issued Date: Edition : 12-Nov-10 REV.C5 Current Sensing Chip Resistor

Διαβάστε περισσότερα

Chapter 5. Exercise Solutions. Microelectronics: Circuit Analysis and Design, 4 th edition Chapter 5 EX5.1 = 1 I. = βi EX EX5.3 = = I V EX5.

Chapter 5. Exercise Solutions. Microelectronics: Circuit Analysis and Design, 4 th edition Chapter 5 EX5.1 = 1 I. = βi EX EX5.3 = = I V EX5. Microelectronics: ircuit nalysis and Design, 4 th edition hapter 5 y D.. Neamen xercise Solutions xercise Solutions X5. ( β ).0 β 4. β 40. 0.0085 hapter 5 β 40. α 0.999 β 4..0 0.0085.95 X5. O 00 O n 3

Διαβάστε περισσότερα

Modbus basic setup notes for IO-Link AL1xxx Master Block

Modbus basic setup notes for IO-Link AL1xxx Master Block n Modbus has four tables/registers where data is stored along with their associated addresses. We will be using the holding registers from address 40001 to 49999 that are R/W 16 bit/word. Two tables that

Διαβάστε περισσότερα

PCB Footprint Library

PCB Footprint Library PCB Tantalum Capacitors EIA Standard Low Inductance MLCs Chip Film Capacitors SuperCaps Filters TVS Diodes Couplers Crossovers Inductors Timing Devices Resistive Products http://www.avx.com Tantalum Capacitors

Διαβάστε περισσότερα

6.003: Signals and Systems. Modulation

6.003: Signals and Systems. Modulation 6.003: Signals and Systems Modulation May 6, 200 Communications Systems Signals are not always well matched to the media through which we wish to transmit them. signal audio video internet applications

Διαβάστε περισσότερα

OWA-60E series IP67. 60W Single Output Moistureproof Adaptor. moistureproof. File Name:OWA-60E-SPEC

OWA-60E series IP67. 60W Single Output Moistureproof Adaptor. moistureproof. File Name:OWA-60E-SPEC Single Output Moistureproof Adaptor OWA-60E series IP67 Ⅱ Ⅱ moistureproof I File Name:OWA-60E-SPEC 0-04- Single Output Moistureproof Adaptor OWA-60E series SPECIFICATION MODEL OWA-60E- OWA-60E- OWA-60E-0

Διαβάστε περισσότερα

INDEX HOESUNG COIL PARTS

INDEX HOESUNG COIL PARTS 1. Metal Molding High Current SMD Power Inductor PART NO DEMINSION(mm) Inductance Range Rated DC Current Page MMI 06518 SERIES 6.5 7.1 1.8 1.0uH ~ 4.7uH 9.8A ~ 5.0A 5 MMI 06524 SERIES 6.5 7.1 2.4 0.47uH

Διαβάστε περισσότερα

Product Selection Tables. 2005 SMD Resistors. Yageo brand

Product Selection Tables. 2005 SMD Resistors. Yageo brand eo.com Product Selection Tables 2005 SMD Resistors Yageo brand Table of Contents www.yageo.com Table of contents Resistor chips, General purpose / Yageo brand 2 General purpose, 0201-0805 2 General purpose,

Διαβάστε περισσότερα

FEATURE EXPANSION BOARD TYPE 2018 B658 PARTS LOCATION AND LIST

FEATURE EXPANSION BOARD TYPE 2018 B658 PARTS LOCATION AND LIST FEATURE EXPANSION BOARD TYPE 2018 B658 PARTS LOCATION AND LIST This section instructs you as to the numbers and names of parts on this machine. 1.RA2K Expansion Unit 1 (B658) Rev. 08/04/2004 B658 2 Parts

Διαβάστε περισσότερα

Monolithic Crystal Filters (M.C.F.)

Monolithic Crystal Filters (M.C.F.) Monolithic Crystal Filters (M.C.F.) MCF (MONOLITHIC CRYSTAL FILTER) features high quality quartz resonators such as sharp cutoff characteristics, low loss, good inter-modulation and high stability over

Διαβάστε περισσότερα

Rating to Unit ma ma mw W C C. Unit Forward voltage Zener voltage. Condition

Rating to Unit ma ma mw W C C. Unit Forward voltage Zener voltage. Condition MA MA Series Silicon planer e For stabilization of power supply ø.56. Unit : mm Features Color indication of VZ rank classification High reliability because of combination of a planer chip and glass seal

Διαβάστε περισσότερα

Instruction Execution Times

Instruction Execution Times 1 C Execution Times InThisAppendix... Introduction DL330 Execution Times DL330P Execution Times DL340 Execution Times C-2 Execution Times Introduction Data Registers This appendix contains several tables

Διαβάστε περισσότερα

PRELIMINARY DATA SHEET NPN EPITAXIAL SILICON TRANSISTOR FOR MICROWAVE HIGH-GAIN AMPLIFICATION

PRELIMINARY DATA SHEET NPN EPITAXIAL SILICON TRANSISTOR FOR MICROWAVE HIGH-GAIN AMPLIFICATION PRELIMINARY DATA SHEET NPN EPITAXIAL SILICON TRANSISTOR FOR MICROWAVE HIGH-GAIN AMPLIFICATION NE699M FEATURES OUTLINE DIMENSIONS (Units in mm) HIGH ft: 6 GHz TYP at V, ma LOW NOISE FIGURE: NF =. db TYP

Διαβάστε περισσότερα

Q π (/) ^ ^ ^ Η φ. <f) c>o. ^ ο. ö ê ω Q. Ο. o 'c. _o _) o U 03. ,,, ω ^ ^ -g'^ ο 0) f ο. Ε. ιη ο Φ. ο 0) κ. ο 03.,Ο. g 2< οο"" ο φ.

Q π (/) ^ ^ ^ Η φ. <f) c>o. ^ ο. ö ê ω Q. Ο. o 'c. _o _) o U 03. ,,, ω ^ ^ -g'^ ο 0) f ο. Ε. ιη ο Φ. ο 0) κ. ο 03.,Ο. g 2< οο ο φ. II 4»» «i p û»7'' s V -Ζ G -7 y 1 X s? ' (/) Ζ L. - =! i- Ζ ) Η f) " i L. Û - 1 1 Ι û ( - " - ' t - ' t/î " ι-8. Ι -. : wî ' j 1 Τ J en " il-' - - ö ê., t= ' -; '9 ',,, ) Τ '.,/,. - ϊζ L - (- - s.1 ai

Διαβάστε περισσότερα

LS01-15B09SS LS01-15B12SS LS01-15B15SS LS01-15B24SS LS03-15B03SR2S LS03-15B05SR2S LS03-15B09SR2S LS03-15B12SR2S LS03-15B15SR2S LS03-15B24SR2S

LS01-15B09SS LS01-15B12SS LS01-15B15SS LS01-15B24SS LS03-15B03SR2S LS03-15B05SR2S LS03-15B09SR2S LS03-15B12SR2S LS03-15B15SR2S LS03-15B24SR2S LS0 SS & LS0RS _ onverter. W SIP economic LS series.... W High performance & compact size series.... W ~0V wide input voltage LH series.... W 0 Low temperature & high reliability L0_LT series.... 00W LH

Διαβάστε περισσότερα

Creative TEchnology Provider

Creative TEchnology Provider 1 Oil pplication Capacitors are intended for the improvement of Power Factor in low voltage power networks. Used advanced technology consists of metallized PP film with extremely low loss factor and dielectric

Διαβάστε περισσότερα

Summary of Specifications

Summary of Specifications Snap Mount Large High CV High Ripple 85 C Temperature The series capacitors are the standard 85 C, large capacitance, snap-in capacitors from United Chemi-Con. The load life for the series is 2,000 hours

Διαβάστε περισσότερα

PTC FUNCTION for Delta C2000 and CP2000

PTC FUNCTION for Delta C2000 and CP2000 FUNCTION for Delta C2000 and CP2000 CONTENTS: GENERAL... 2. for motor temperature protection... 2.2 Standards... 2.3 Motor layout... 2.4 characteristic... 2.4. Definitions... 3.4.2 curve... 3.4.3 switching

Διαβάστε περισσότερα

A, B. Before installation of the foam parts (A,B,C,D) into the chambers we put silicone around. We insert the foam parts in depth shown on diagram.

A, B. Before installation of the foam parts (A,B,C,D) into the chambers we put silicone around. We insert the foam parts in depth shown on diagram. Corner Joints Machining, Frame edge sealing. Page ID: frame01 D D C A, B A C B C A 20 60 Before installation of the foam parts (A,B,C,D) into the chambers we put silicone around. We insert the foam parts

Διαβάστε περισσότερα

K72JK Schematic R2.0

K72JK Schematic R2.0 PGE ontent lock iagram System Setting PU()_MI,PEG,FI,LK,MIS PU()_R PU()_FG,RSV, PU()_PWR PU()_XP R SOIMM_0 R SOIMM_ R _Q VOLTGE 9 VI controller 0 PH_IEX()ST,IH,RT,LP PH_IEX()_PIE,LK,SM,PEG PH_IEX()_FI,MI,SYS

Διαβάστε περισσότερα

AKC Spectrum Analyzer User s Manual.

AKC Spectrum Analyzer User s Manual. AKC-1291 Spectrum Analyzer User s Manual u ano un ao Prohibiting to removal the cover e m Keep the power insert clean RF in/output rating oae o n DC Power nt Restore this instrument 1. Introduction 2.

Διαβάστε περισσότερα

Durbin-Levinson recursive method

Durbin-Levinson recursive method Durbin-Levinson recursive method A recursive method for computing ϕ n is useful because it avoids inverting large matrices; when new data are acquired, one can update predictions, instead of starting again

Διαβάστε περισσότερα

Thin Film Chip Resistors

Thin Film Chip Resistors FEATURES PRECISE TOLERANCE AND TEMPERATURE COEFFICIENT EIA STANDARD CASE SIZES (0201 ~ 2512) LOW NOISE, THIN FILM (NiCr) CONSTRUCTION REFLOW SOLDERABLE (Pb FREE TERMINATION FINISH) Type Size EIA PowerRating

Διαβάστε περισσότερα

( )( ) ( ) ( )( ) ( )( ) β = Chapter 5 Exercise Problems EX α So 49 β 199 EX EX EX5.4 EX5.5. (a)

( )( ) ( ) ( )( ) ( )( ) β = Chapter 5 Exercise Problems EX α So 49 β 199 EX EX EX5.4 EX5.5. (a) hapter 5 xercise Problems X5. α β α 0.980 For α 0.980, β 49 0.980 0.995 For α 0.995, β 99 0.995 So 49 β 99 X5. O 00 O or n 3 O 40.5 β 0 X5.3 6.5 μ A 00 β ( 0)( 6.5 μa) 8 ma 5 ( 8)( 4 ) or.88 P on + 0.0065

Διαβάστε περισσότερα

TECNICAL BOOKLET ANTENNES amateur radio antennas

TECNICAL BOOKLET ANTENNES amateur radio antennas TECNICAL BOOKLET ANTENNES amateur radio antennas /51 MHz antenna 144/146 MHz antennas Pro XL 144/146 MHz antennas 4/4 MHz antennas Pro XL 4/4 MHz antennas Patch 4/4 MHz antenna 144/146 & 4/4 MHz antennas

Διαβάστε περισσότερα

/&25*+* 24.&6,2(2**02)' 24

/&25*+* 24.&6,2(2**02)' 24 !! "#$ % (33 &' ())**,"-.&/(,01.2(*(33*( ( &,.*(33*( ( 2&/((,*(33*( 24 /&25** 24.&6,2(2**02)' 24 " 0 " ( 78,' 4 (33 72"08 " 2/((,02..2(& (902)' 4 #% 7' 2"8(7 39$:80(& 2/((,* (33; (* 3: &

Διαβάστε περισσότερα

Breaking capacity: ~200kA Rated voltage: ~690V, 550V. Operating I 2 t-value (A 2 s) Power

Breaking capacity: ~200kA Rated voltage: ~690V, 550V. Operating I 2 t-value (A 2 s) Power SYSTEM NV-NH NV/NH SERIES TYPES gr UQ M M, M-striker pin ~ 5V ~9V Technical data on page 8 Technical data: Application: MCUQ/5A/9V Standards: IEC 9- Breaking capacity: ~ka Rated voltage: ~9V, 55V For battery

Διαβάστε περισσότερα

Mock Exam 7. 1 Hong Kong Educational Publishing Company. Section A 1. Reference: HKDSE Math M Q2 (a) (1 + kx) n 1M + 1A = (1) =

Mock Exam 7. 1 Hong Kong Educational Publishing Company. Section A 1. Reference: HKDSE Math M Q2 (a) (1 + kx) n 1M + 1A = (1) = Mock Eam 7 Mock Eam 7 Section A. Reference: HKDSE Math M 0 Q (a) ( + k) n nn ( )( k) + nk ( ) + + nn ( ) k + nk + + + A nk... () nn ( ) k... () From (), k...() n Substituting () into (), nn ( ) n 76n 76n

Διαβάστε περισσότερα

Current Sensing Chip Resistor

Current Sensing Chip Resistor Features -3 atts power rating in 1 att size, 1225 package -Low CR of ±100 PPM/ C -Resistance values from 1m to 1 ohm -High purity alumina substrate for high power dissipation -Long side terminations with

Διαβάστε περισσότερα

SPBW06 & DPBW06 series

SPBW06 & DPBW06 series /,, MODEL SELECTION TABLE INPUT ORDER NO. INPUT VOLTAGE (RANGE) NO LOAD INPUT CURRENT FULL LOAD VOLTAGE CURRENT EFFICIENCY (TYP.) CAPACITOR LOAD (MAX.) SPBW06F-03 310mA 3.3V 0 ~ 1500mA 81% 4700μF SPBW06F-05

Διαβάστε περισσότερα