First International Computer,Inc Protable Computer Group HW Department
|
|
- Παλλάς Βυζάντιος
- 5 χρόνια πριν
- Προβολές:
Transcript
1 irst International omputer,inc Protable omputer roup W epartment oard name : Mother oard chematic. chematic Page escription : Project : P. PI & IRQ & M escription : Version : 0. Initial ate : January, 00. lock iagram :. Nat name escription :. oard tack up escription :. chematic modify Item and istory :. power on & off & equence :. Layout uideline :. switch setting Manager ign by: ngus o rawing by : parc an Total confirm by: dam ho LN ircuit check by: udio ircuit check by: I International omputer, Inc. L.,NO,.,WNW nd R. LINKOU IN, TIPI, TIWN,RO (-)00- P (PN00 VT ) ize ocument Number Rev 0. Monday, January 0, 00 ate: heet of
2 . chematic Page escription : P chematic Ver : 0... chematic Page escription. lock iagram. NNOTTION. chematic Modify. Timing iagram. R Layout uideline. anias eleron(/). anias eleron(/) 0. POWR (PU OR). Thermal / VR_PWR / RT. lock enerator. lock uffer. PN00 (/). PN00 (/). PN00 (/). PN00 (/). PN00 (/). R RI TRMINTION 0. R O-IMM. R PULL UP. VT LV Transmitter. L onnector IL PIINT IRQ IRQ IRQ IRQ IP IP UMTR RQ RQ0 / NT0 RQ / NT RQ / NT RQ / NT RQ / NT Mini PI(Wireless LN) ardus MiniPI/N MiniPI/ardus MiniPI IP MiniPI ardus Mini PI(Wireless LN). RT onnector.vt (/).VT (/). VT (/). Power ood & an ontroller. 0 ardu ontroller 0. RU POWR W./NN. alexico MINI PI. VT0L PY. U NN. / -ROM NN. VT uper I/O. LP PMU0. LP K MX. INT K / rid P onnector. M onnector 0. IP witch & utton. irm Ware ub / LI witch. Reset ircuit. OVP / RW. L udio odec. MT0 udio mplifier. earphone Out/ PI. PI & IRQ & M escription : IRQ hannel IRQ0 IRQ IRQ IRQ IRQ IRQ IRQ IRQ IRQ IRQ IRQ0 IRQ IRQ IRQ IRQ IRQ esciption ystem timer Keyboard (asacde) LN / MOM erial Port UIO / V / U LOPPY IK LPT RT PI (isable by default) IR (MOM/LN) ardbus P/ mouse PU ROM. MI In. IN&IN. Power (PMUV/V) 0. harge ircuit. IN & attery elect. MIN TTRY NN. V & V. V & V. VM & VM..V & VP. ystem Power (). ystem Power (). Inverter ontroller M hannel M0 evice IR M P M LOPPY IK M UIO M (ascade) M Unused M Unused M Unused (disable by default) (MOM / LN) I International omputer, Inc. L.,NO,.,WNW nd R. LINKOU IN, TIPI, TIWN,RO (-)00- P (PN00 VT) ize ocument Number Rev chematic Page & PI & IRQ & M escription 0. Monday, January 0, 00 ate: heet of
3 . lock iagram : LK I0 P IN P V/V P RT L Thermal ensor -Video Port P P P RJ- P PMUV/V P V/V P VM/VM P.V/M P R.VM P.V/M P Over Voltage Protect P attery charger T ON P0 attery elect P P attery Voltage sense P P LN Phy VT0L U, P Mini PI TV Out VTM VT LV Tx U.0 P P P P MII U U0, P PMI N0 P N P it PI U P0 Intel anias eleron Processor ost us VI PN00 u P~P VT P,, P, ub Interface I U LP U K/ TRL LP MX INT K/ PMI LOT0 P0 Mem us I U P ROM P P -Link P PU OR P0 PU VP P R RI TRMINTION R OIMM L ROM ( /W ub) M N NN P RT P RT P P P P0 ' O L P M NN P LP PMU0 P udio MP PON P Mic IN P LK uffer R Pull up PI Pull up/own LI/IP W MIN W NN P I International omputer, Inc. L.,NO,.,WNW nd R. LINKOU IN, TIPI, TIWN,RO (-)00- P (PN00 VT) P P P P0, P0 ize ocument Number Rev LOK IRM 0. Monday, January 0, 00 ate: heet of
4 . Nat name escription :.oard tack up escription Voltage Rails IN PMUV PMUV V V V V VM VM VM Vcore_PU VP.VM R_.VM.VM.V.V.V Primary system power supply.0v always on power rail by LT or IN.V always on power rail by LT or IN.0V always on power rail by ON or PU0.V always on power rail by ON or PU0.V power rail.0v power rail V switched power rail.v switched power rail.0v switched power rail ore Voltage for PU.V~0.V.0V for TL Termination Voltage.V for PU PLL Voltage.V R Termination Voltage.V switched power rail.v power rail.v always on power rail.v power rail for R POWR RIL VOR_PU VP.VM TINTION anias anias MontaraM anias (PLL) IM (PLL) P Layers Layer Layer Layer Layer Layer Layer VOLT 0.~.V 0.-.0V.V 0 URRNT omponent ide, Microstrip signal Layer round Plane tripline Layer(TL,LOK,R) tripline Layer(nalog,LV,other) Power Plane older ide,microstrip signal Layer Part Naming onventions N L Q R RP U Y = = = = = = = = = = apacitor onnector iode use Inductor Transistor Resistor Resistor Pack rbitrary Logic evice rystal and Osc Net Name uffix 0 = ctive Low signal.vm.v MontaraM (LV,, VO) IM (OR) MontaraM (R, LVIO) R RM R.V.V.VM R RM.V.V VM V 0. (0.0, 0.0, 0.0) 0.. (.0, 0.0) (Run.0(Idle). Mark) IM (U).V 0.0 IM (IO).V 0. R 0. MiniPI W IO LP K 0.00 (Idle) O 0.0 (Idle) LK N 0. LV 0. R.V RTL00L 0. MiniPI PMI V ignal onditioning Q L_ = = = amped (by a resistor) Isolated (by a Q-switch) iltered (by an inductor or bead) V VM V V PMUV IM (U) MP00 ROM INT K/ INT M INVRTR PMI V IM U PMU0.V (Idle) 0. (Run) 0.0 (Idle) 0.~0.(Run) 0.0 (Idle) 0. (Run) 0.0 PMUV I_ (Idle) 0. 0U (Run) I International omputer, Inc. L.,NO,.,WNW nd R. LINKOU IN, TIPI, TIWN,RO (-)00- P (PN00 VT) ize ocument Number Rev NNOTTION 0. Monday, January 0, 00 ate: heet of
5 .chematic modify Item and istory : I International omputer, Inc. L.,NO,.,WNW nd R. LINKOU IN, TIPI, TIWN,RO (-)00- P (PN00 VT) ize ocument Number Rev Version Notice 0. Monday, January 0, 00 ate: heet of
6 . power on & off & equence : Power On equencing Timing iagram VI VR_ON Tsft_star_vcc Vboot Vid Vcc-core Tboot Tboot-vid-tr PU_UP Tcpu_up Vccp Vccp_UP Tvccp_up Vccgmch MPWR Tgmch_pwrgd LK_NL# IMVP_PWR Tcpu_pwrgd TTRY ONLY POWR ON TIMIN POWW0 PMUV/PMUV UPN N RUM TIMIN POWW0 ON V MINW0_I To I PMUV/PMUV ON V PM_RMRT0 PM_LP_0 To I_M rom I_M PM_RTRT0 PM_LP_0/0/0 PU0 UTT_0 To I rom I rom I_0 rom I_0 PM_LP_0/0 PU0 UTT_0 V VM rom I_M rom I_0 rom I_0 VM,V PM_PWROK PM_PWROK Y_PWROK VRON_VP.V N R_PWR Y_PWROK VP,.VM VRON_VP VP/.VM VOR_ON VOR_ON VR_ON VR_ON VOR_PU VOR_PU K0_PWR0 To clock generator To OM and I K0_PWR0 PM_VT To clock enerator ToI and OM PM_VT rom I to PU PU_PWROO rom I to PU PU_PWR PI_RT0 PI_RT0 To OM/other PI device TL_PURT0 To OM/other PI device TL_PURT0 rom OM to PU rom OM to PU I International omputer, Inc. L.,NO,.,WNW nd R. LINKOU IN, TIPI, TIWN,RO (-)00- P (PN00 VT) ize ocument Number Rev Montara M power on/off s timing 0. Monday, January 0, 00 ate: heet of
7 . Layout uideline : Montara-M R Layout uidelines Note that all length matching formulas are based on M die-pad to O-IMM pin total length LOK LNT TR / P NOT roup locks ata ontrol ommand P R ignal roups eedback ignal Name K[:0] K#[:0] Q[:0] Q[:0] M[:0] K[:0] #[:0] M[:,:0] [:0] R# # W# M[,,,] M[,,,] RVNOUT# RVNIN# lock ignals Topologies and Routing uidelines M Pin P Package Length Range L Min:0." Max:.0" Length Matching ormulas ignal roup Minimum Length Maximum Length ontrol to lock ommand to lock P to lock trobe to lock ata to trobe O-IMM P lock -.0" lock -.0" lock -.0" lock -.0" trobe - mils lock 0." lock.0" lock 0." lock 0." trobe mils mil trace, mil pair space lock length tolerenve within the pair : /- 0 mil lock to lock Length Matching : /- mils Minimum Pair to Pair pacing : 0 mils Minimum pacing to other ignals : 0 mils LKPU[..0] LKN[..0] LKITP[..0] MLK_I MLK_M PLK_TI PLKI PLK PLK PLKU0 PLKOP PLKW PLKIO PLKLN MLK_IO MLK_I MLK_ MLK_I MLK_ " ~ "." ~.0 " MX :."."~.0"."~.0"." ~." / 0 mils ( mil space between & - ) / 0 mils / 0 mils / 0 mils / 0 mils.ifferentials pairs with the same length (within 0 mil).pu & N trace mismatch within 0 mil * MLK_I & PLK_M PLK_TI Length mismatch within 00 mils.making PI length with minimum various.max skew = ns ata ignals Topologies and Routing uidelines M Pin P Package Length Range L L L L O-IMM0 P O-IMM P ohm % Minimun pacing to Trace Width Ratio, Q/M : to Q : to Minimum pacing to other ignals : 0 mils Trace Length L : Min 0.", Max." L : Max 0." L : Min 0.", Max.0" L : Max.0 " Length Matching : Q to K/K# Q OIMM0 PLL Q, OIMM PLLL Min : lock -.0", Max : lock 0." Q/M to Q : /- mils Q/M to Q Mapping ignal Mask Relative To Q[..0] Q[..] Q[..] Q[..] Q[..] Q[..0] Q[..] Q[..] Q[..] M[0] M[] M[] M[] M[] M[] M[] M[] M[] Q[0] Q[] Q[] Q[] Q[] Q[] Q[] Q[] Q[] Mismatching /- mil /- mil /- mil /- mil /- mil /- mil /- mil /- mil /- mil ontrol ignals Topologies and Routing uidelines M Pin P Package Length Range L O-IMM0, P ommand ignals Topologies and Routing uidelines M Pin P Package Length Range L L L 0 ohm % L L O-IMM P ohm % ohm % Trace spacing to trace width ratio : to Minimum pacing to other ignals : 0 mils Trace Length L : Min 0.", Max." L : Max.0" Length Matching : TRL(PL) to K/K# Min : lock -.0", Max : lock 0." Trace spacing to trace width ratio : to Minimum pacing to other ignals : 0 mils Trace Length L : Min 0.", Max.0" L Max.0" L : Max.0" LL : Max.0" L : Max.0" Length Matching : M to K/K# M OIMM0 PLL M, OIMM PLL Min : lock -.0", Max : lock.0" P ignals Topologies and Routing uidelines M Pin P Package Length Range L O-IMM0, P L ohm % Trace spacing to trace width ratio : to Minimum pacing to other ignals : 0 mils Trace Length L : Min 0.", Max." L : Max.0" Length Matching : P(PL) to K/K# Min : lock -.0", Max : lock 0." I International omputer, Inc. L.,NO,.,WNW nd R. LINKOU IN, TIPI, TIWN,RO (-)00- O-IMM0 P P (PN00 VT) ize ocument Number Rev Montara M R Layout uideline 0. Monday, January 0, 00 ate: heet of
8 TL_0[..] TL_0[..0] <,,,,> VP <> TL_0[..] TL_0[..0] <> #, NR#, PRI#, R0#, Y#, R#, PWR#, RY#, IT#, ITM#, LOK#, U- R[..0]#, TRY#, RT#. Transmission Line Type Total Trace Length Normal Impedance pacing (mils) TL_0 P * _0M0 R 0 % /W 00 TL_0 # U TL_00 * _INN0 R00 0 % /W 00 trip-line(int. Layer).0 ~. inch /-0% & (Int. Layer) TL_0 # 0# V TL_0 * _INTR R 0 % /W 00 Micro-strip(xt. Layer) & 0(xt. Layer) TL_0 # # R TL_0 * _NMI R0 0 % /W 00 TL_0 # # V TL_0 * _MI0 R 0 % /W 00 TL_0 # # W TL_0 _TPLK0 R 0 % /W 00 TL_0 # # T TL_0 _PULP0 R 0 % /W 00 TL_00 # # ource ynchronous T : W TL_0 PU_PLP0 R 0 % /W 00 TL_0 0# # Y 0 TL_0 _INIT0 R 0 % /W 00 T#[..0], INV#[..0], TN#[..0], TP#[..0] TL_0 # # Y 0 TL_0 TL_0 # # U TL_0 Transmission Line Type Total Trace Length Normal Impedance pacing (mils) TL_0 # # TL_00 PM00 R 0 % /W 00 TL_0 # 0# Y TL_0 PM0 R 0 % /W 00 trip-line.0 ~. inch /-0% & TL_0 # # TL_0 PM0 R 0 % /W 00 # # TL_0 PM0 R 0 % /W 00 # TL_0 # ignals Name ignals Matching trobes associated trobe Matching TL_0 <> TL_T00 U T0# # with the group TL_RQ00 R ITP_RT0 R 0 % /W 00 T#[..0], INV0# /- 00 mils TP0#,TN0# /- mils TL_RQ0 RQ0# INV0# TL_INV00 <> P TL_RQ0 RQ# TN0# TL_TN00 <> T RR0 R % /W 00 TL_TP00 <> T#[..], INV# /- 00 mils TP#,TN# /- mils TL_RQ0 RQ# TP0# P PU_T_TRIP0 R % /W 00 Mount on Rev:0. TL_RQ0 RQ# T * TL_PURT0 R % /W 00 RQ# T#[..], INV# /- 00 mils TP#,TN# /- mils TL_0 <> TL_RQ0[..0] # TL_0 TL_R00 R 0 % /W 00 T#[..], INV# /- 00 mils TP#,TN# /- mils TL_0 # L TL_0 TL_0 # # M TL_0 TL_0 # # TL_00 TL_00 # 0# TL_0 TL_0 0# # TL_0 ource ynchronous R : TL_0 # # J TL_0 losed to PU ddress#[..], RQ#[..0], T#[..0] TL_0 # # M TL_0 TL_0 # # J TL_0 _NMI 0P V 0% MT00 XR Transmission Line Type Total Trace Length Normal Impedance pacing (mils) TL_0 # # L TL_0 TL_0 # # N TL_0 TL_PURT0 0P V 0% MT00 XR trip-line.0 ~. inch /-0% & TL_0 # # M TL_0 TL_0 # # TL_0 _MI0 0 0P V 0% MT00 XR TL_0 # # N TL_00 ignals Name ignals Matching trobes associated trobe Matching TL_00 # 0# K TL_0 _0M0 0P V 0% MT00 XR TL_0 0# # with the group # J _INN0 0P V 0% MT00 XR INV# TL_INV0 <> #[..], RQ#[..0] /- 00 mils T0# /- mils K TN# TL_TN0 <> _INTR <> TL_T0 L 0P V 0% MT00 XR T# TP# TL_TP0 <> #[.. /- 00 mils T# /- mils Y TL_0 # Topology : IRR#, RR#, TRMTRIP# TL_0 <> TL_0 N # # T TL_0 # VP L L L R Rtt Transmission Line TL_0 <> TL_NR0 L U NR# # PU Receiver V TL_0 # 0." - " 0" -.0" 0" -.0" /-% /-% Micro-strip R TL_0 L Rtt # TL_0 L R L 0." - " 0" -.0" 0" -.0" /-% /-% trip-line <> TL_R00 N R R0# # R TL_0 _TPLK0 0P V 0% MT00 XR # TL_00 0# TL_0 _PULP0 <> TL_R0 L U 0P V 0% MT00 XR R# # TL_0 <> TL_RY0 V RY# # Topology : PROOT#.V TL_0 PU_PLP0 <> TL_Y0 M U 0P V 0% MT00 XR Y# # V TL_0 # Rs : 0 /-% Y TL_0 _INIT0 0 0P V 0% MT00 XR # TL_0 <> TL_IT0 K IT# # R :.K /-% TL_0 <> TL_ITM0 K Y ITM# # VP R PU R : 0 /-% R PU_IRR0_O <,,,,> VP T TL_INV0 <> Rtt R L. % /W 00 INV# W IRR# TN# TL_TN0 <> R0. Modify L L L L Rtt Transmission Line <,> _INIT0 W INIT# TP# TL_TP0 <> L L L 0." - " 0" -.0" 0" -.0" 0." - " /-% Micro-strip <> TL_LOK0 J LOK# Rs TL_0 # 0." - " 0" -.0" 0" -.0" 0." - " /-% trip-line TL_0 # TL_00 <> TL_R0[..0] TL_R00 0# 0 TL_0 TL_R0 R0# # K TL_0 TL_R0 R# # L TL_0 R# # Topology : PWROO TL_0 # TL_0 <0,,,0,,,,,,,,,,,,,0,,,,,,> VM <> TL_TRY0 M TRY# # VP L L Rtt Transmission Line TL_0 # PU TL_0 # 0." - " 0" -.0" 0 /-% Micro-strip TL_0 <,,,,> VP 0 # Rtt TL_0 # L L 0." - " 0" -.0" 0 /-% trip-line TL_00 0# TL_0 <> TL_PURT0 RT# # TL_0 R0 # TL_0 R R # Topology : PLP# 0K % /W 00 0K % /W 00 <,,,,> VP 0 INV# TL_INV0 <> L L Transmission Line 0 % /W 00 TN# TL_TN0 <> PU N <> PU_PWROO PWROO TP# TL_TP0 <> 0." - " 0." -." Micro-strip L L 0." - " 0." -." trip-line <> _0M0 RR0 RR0 0M# RR0_ <> PM00 Q RR# PM0# <> _INN0 PM0 TRN NPN MMT MT OT- IRIL INN# PM# PM0 PM# PM0 PM# Topology : LINT, LINT0, 0M#, INN#, LP#, M I#, TPLK# <> _INTR LINT0 <> _NMI 0 % /W 00 LINT L Transmission Line <> _MI0 R MI# R# ITP_RT0 PU <> _TPLK0 TPLK# 0." - " Micro-strip <> _PULP0 LP# L 0." - " trip-line <> PU_PLP0 PLP# >0mil K % /W 00 <> TL_PRI0 J R0 PRI# TLR0 VP <,,,,> TLR <> TL_PWR0 PWR# TLR R0 TLR K % /W 00 <> TRM 0.u V 0% 00XR(NU) TRM Topology : INIT# driven I.V <> TRM TRM Rs : 0 /-% PU_T_TRIP0 TRMTRIP# RV0 <,,,,> VP W R :.K /-% R0 % /W 00 PROOT# RV RV PM_PI0 <0> R RV PU R : 0 /-% <> PU_LK R K % /W 00(NU) LK0 RV R L <> PU_LK0 LK RV L L L L L Transmission Line Place within " IMVP POWR TTU INITOR L L T ITP_LK0 0." - " 0" -.0" 0." -.0" Micro-strip Place " within PU T ITP_LK Rs R K % /W 00(NU) TT 0." - " 0" -.0" 0." -.0" trip-line R K % /W 00(NU) R 0 % /W 00 TK TT <,,,,> VP R0. % /W 00(NU) TI R. % /W 00 TO TM P R. % /W 00PN TRT# OMP0 Topology : PU RT# P R0. % /W 00 R0. % /W 00(NU) OMP 0 R. % /W 00PN PRY# OMP L R. % /W 00(NU) 0 R. % /W 00 PRQ# OMP PU L L L L Rs Rtt M Less VP.0" -.0".0" max 0." max. /-%. /-% than KT PU PZ0--0 MT PIN OXONN 0." Rtt "anias Only" L L ITP Rs R0. % /W 00 R 0 % /W 00 ddress roup0 ddress roup ontrol ignal Legacy PU Thermal ost LK ITP00 Port ata roup0 ata roup ata roup ata roup anias processor 0 anias processor or later TLR = / VP Max Length : 0." TT K No tuff TT K No tuff R0. Modify ystem us ommon lock ignal Layout uide : I International omputer, Inc. L.,NO,.,WNW nd R. LINKOU IN, TIPI, TIWN,RO (-)00- P (PN00 VT) ize ocument Number Rev PU ( anias ) / 0. Monday, January 0, 00 ate: heet of
9 <0,,,> VOR_PU <,,,,> VP U- R V0 V00 R V V0 0 R V0 VP0 V V0 T V VP V V0 T V VP V V0 0 T V VP V V0 0 T V VP V V0 T V VP V V0 U V VP V V0 0 U V VP V V0 U V VP V0 V0 U V VP V V V V0 VP0 V V K V V VP V V L V V VP V V L V V VP V V 0 M V V VP V V M W V VP V V N W V VP V V N W V VP V V P 0 W V VP V0 V0 P W V VP V V J R Y V0 VP0 V V J R Y V VP V V K T Y V VP V V U T Y V VP V V V U V VP V V V V V V W V V V W P V VQ0 V V Y W 0 V VQ V0 V0 Y V V V V0 V V V V V V V V 0 V V V V V V V V V V V V.VM <> V V0 V V V V V0 V0 N 0 0 V V V V V0 V V V 0 V 0 0 V V V V V V V V 0 V V V V V V 0 Place each V V V V pair(0.ux, V V V V0 V0 V 0ux) per pin. V V V0 V V 0 V V V V V V V V V V V V 0 V V V V V V V V V V V0 V0 VR_VI0 <0> V VI0 V V VR_VI <0> V0 VI V V VR_VI <0> V VI V V VR_VI <0> V VI V V VR_VI <0> V VI V V VR_VI <0> V VI V V V V V V V V 0 V V V J V V0 V0 J V R0 V V J V0 Vsense. % /W 00(NU) V V J V V V J 0 V V K KT PU PZ0--0 MT PIN OXONN V V K V V K V V "anias Only" K V V K 0 V V L V0 V0 L V V L V V L V V M V V M V V M V V M V V M V V N V V N V0 V0 N V V N V N V P V P V P R0 V Vsense P. % /W 00(NU) V R V R V T P X0YR P-P =.mm PN T P X0YR P-P =.mm PN T P X0YR P-P =.mm PN T P X0YR P-P =.mm PN NU_T P X0YR P-P =.mm PN.u 0V 0% 00 XR.u 0V 0% 00 XR 0u.V 0% 00 XR TIYO.u 0V 0% 00 XR 0u.V 0% 00 XR TIYO.u 0V 0% 00 XR 0u.V 0% 00 XR TIYO 0u.V 0% 00 XR TIYO.u 0V 0% 00 XR 0u.V 0% 00 XR TIYO 0u.V 0% 00 XR TIYO.u 0V 0% 00 XR 0u.V 0% 00 XR TIYO 0u.V 0% 00 XR TIYO.u 0V 0% 00 XR 0u.V 0% 00 XR TIYO 0u.V 0% 00 XR TIYO.u 0V 0% 00 XR 0u.V 0% 00 XR TIYO 0u.V 0% 00 XR TIYO.u 0V 0% 00 XR 0u.V 0% 00 XR TIYO 0u.V 0% 00 XR TIYO.u 0V 0% 00 XR 0u.V 0% 00 XR TIYO 0u.V 0% 00 XR TIYO.u 0V 0% 00 XR 0u.V 0% 00 XR TIYO 0u.V 0% 00 XR TIYO.u 0V 0% 00 XR 0u.V 0% 00 XR TIYO 0u.V 0% 00 XR TIYO.u 0V 0% 00 XR 0 0u.V 0% 00 XR TIYO 0u.V 0% 00 XR TIYO.u 0V 0% 00 XR 0u.V 0% 00 XR TIYO 0u.V 0% 00 XR TIYO 0.u 0V 0% 00 XR 0u.V 0% 00 XR TIYO 0u.V 0% 00 XR TIYO.u 0V 0% 00 XR 0u.V 0% 00 XR TIYO 0 0u.V 0% 00 XR TIYO.u 0V 0% 00 XR 0 0u.V 0% 00 XR TIYO 0 0u.V 0% 00 XR TIYO.u 0V 0% 00 XR 0u.V 0% 00 XR TIYO 0u.V 0% 00 XR TIYO.u 0V 0% 00 XR 0u.V 0% 00 XR TIYO 0u.V 0% 00 XR TIYO 0u.V 0% 00 XR TIYO 0u.V 0% 00 XR TIYO 0u.V 0% 00 XR TIYO 0u.V 0% 00 XR TIYO 0.u V 0% 00 XR 0.0u V 0% 00 XR 0u 0V ± 0% 00 YU MITUII 0.u V 0% 00 XR 0.u V 0% 00 XR 0.0u V 0% 00 XR 0 0.u V 0% 00 XR 0u 0V ± 0% 00 YU MITUII 0.u V 0% 00 XR 0.0u V 0% 00 XR 0.u V 0% 00 XR 0u 0V ± 0% 00 YU MITUII 0.u V 0% 00 XR 0.u V 0% 00 XR 0.0u V 0% 00 XR 0.u V 0% 00 XR 0u 0V ± 0% 00 YU MITUII 0 0.u V 0% 00 XR 00u V ± 0% mω =.mm MT V 0V0M00 K (K-P) 0.u V 0% 00 XR 0.u V 0% 00 XR 0.u V 0% 00 XR U- KT PU PZ0--0 MT PIN OXONN "anias Only" One round One Via I International omputer, Inc. L.,NO,.,WNW nd R. LINKOU IN, TIPI, TIWN,RO (-)00- P (PN00 VT) ize ocument Number Rev PU ( anias ) / 0. Monday, January 0, 00 ate: heet of
10 VOR_PU <,,,,,> IN V R00 <,> VR_POK R 0 % /W 00 VOR_ LK_N <,> R0. Modify VOR_ <> <> <,,,0,,,,,,,,,,,,,0,,,,,,> <> VOR_ <> <> <> <> <> <> VRON VRPLP PM_PI0 VR_VI0 VR_VI VR_VI VR_VI VR_VI VR_VI VOR_ NU_ 0.U 0V 0% MT00 XR VM 00K % /W 00 R R.K % /W 00 R <,,,,,,,,,0,,,>.KΩ % /W M MT00 VOR_ R 0 % /W 00 R0 0 % /W 00 00p 0V 0% 00 XR Tu V 0% 0mΩ NYO 00KΩ % /W M MT00 Tu V 0% 0mΩ NYO R R 0 % /W 00 R 0 % /W 00.K % /W 00 R 0.0u V 0% 00 XR R 0 % /W 00.K % /W 00 R R 0 % /W 00 Tu V 0% 0mΩ NYO R 0 % /W 00 R 0 % /W 00 R 0 % /W 00 R VOR_ NU_ 0.U 0V 0% MT00 XR U 0V 0% MT00 XR 0u V 0 XR 0R0K-TM MIT(NU) R NU_0 % /W 00 VM 0 % /W 00 0u V 0 XR 0R0K-TM MIT 0u V 0 XR 0R0K-TM MIT 0 0u V 0 XR 0R0K-TM MIT U V OUT V T N N RN N# VI0 VI VI VI VI VI POO OMP 0u V 0 XR 0R0K-TM MIT VOR_ P 0 OT V LNR-I ILV-T TOP PIN INTRIL 0.0u 0V ± 0% MT00 VOR_ NU_00p 0V 0% M00 XR 0.μ 0% V 00 XR VT IN U OOT VP L VP N N N N N N VN RV TV OT 0 u V 0% 0 XR 0 NU_U_0 NU_U_ NU_U_ NU_U_ NU_U_ NU_U_ VOR_ IO TKY -0 0V NMKO P N NU_0 % /W 00 R VOR_.K 0.% /0W MT00 R u 0V 0% 00 XR.u V ± 0% MT00 XR JM PNONI 0p 0V % MT00 XR 00p 0V 0% 00 XR Q M-T-N IRR0Z 0V TO- PIN IR >0mil 0.u 0V 0% 00 XR R. % /W MT00 VOR_ R K % /W 00 R0 K % /W MT00 R 00K % /W 00 >0mil Q >0mil TRN M-T-N IRLR 0V TO- PIN IR Q TRN M-T-N IRLR 0V TO- PIN IR oost Voltage.V eeper leep Voltage 0.V IO TKY M0 0V O- (M) O L 0.u 0 PM0T-RM00 ± 0% TK 000p 0V 0% 00 XR VOR_PU or anias eleren PU P N IO ZNR MMZ.V O- IO VOR_PU <,,,> OP etting.iocset=.v/(.k.k K)=0u.Isen=0u/(/)/0.=.u.Isen*Rsence=Iocp*Rds_on (L owside) Iocp=(Isen*Rsence)/Rds_on (L owside) R0 K % /W 00 Q R 0K % /W 00 R lose TR M-T-N N00 0V OT- ILIONIX Q VP_P <> TR M-T-N N00 0V OT- ILIONIX R VI VI VOR_ 0 % /W 00 IMVP IV Load line slope : -mv/ Vdroop : *mv/=mv Idroop : mv/.0k=.u.u/0./0. =.u Rds(on) *Io = Isen * Rsen (m/)*=.u*rsen R =.K I International omputer, Inc. L.,NO,.,WNW nd R. LINKOU IN, TIPI, TIWN,RO (-)00- P (PN00 VT) ize ocument Number Rev Vcore 0. Monday, January 0, 00 ate: heet of 0
11 TRML NOR Thermal Power onsumption: Icc: Max 0u Icc stdby: Max 0u ddress:00 0X <,> MLK_PMU <,> MT_PMU 0mil U LNR-I MT OP PIN MT LK T 0 0 R K % /W 00 V <,,,,,0,,,,,0,,,,,,> TRM <> <> OT_OWN0 LRT# 00p 0V 0% 00 XR R TY# - TRM <> R00 <> TRM0_ K % /W 00 0 % /W 00 (NU) R <,,,,,0,,,,,0,,,,,,> V 00 % /W 00 0.u V 0-0% 00 YV T T 0mil TT TT V N N N /0 modify U change to T T T T=00P OUL PL LO POIL TO T MX Thermal Power onsumption: Icc: Max 0u Icc stdby: Max 0u ddress:00 0X RT ischarge ircuit IO TKY 0V 0.0 OT-.0*.mm NMKO <,,0,,,,,> PMUV VIN VOUT MO_LR <,,0> 0mil MO-P.u 0V 0-0% MT00 YV U I -TU LO.V MT MO-P.u 0V 0-0% MT00 YV 0.u V 0-0% 00 YV N0 ON PIN 0-0- NTRY mil R 00 % /W 00 0mil RT_V <,,0> 0.u V 0-0% 00 YV 0mil 0u 0V 0-0% MT00 YV R0. Modify R0. Modify MT-TU : Vin : Vout : <,,0,,,,,> PMUV MO-P.u 0V 0-0% MT00 YV 0 U I -TU LO.V MT VIN VOUT MO-P.u 0V 0-0% MT00 YV 0.u V 0-0% 00 YV N W- PIN k-r IO TKY 0V 0.0 OT-.0*.mm NMKO R0. Modify 0mil R 00 % /W 00 0mil 0mil RT_V <,,0> 0mil 0 0.u V 0-0% 00 YV 0 0u 0V 0-0% MT00 YV MO_LR <,,0> I International omputer, Inc. L.,NO,.,WNW nd R. LINKOU IN, TIPI, TIWN,RO (-)00- P (PN00 VT) ize ocument Number Rev Thermal / VR_PWR 0. Monday, January 0, 00 ate: heet of
12 VM L 00MZ 00Ω % 00 M T KIN OR >0mil 0.0u V 0%00 XR VM_LK 0.0u V 0% 00 XR 0.0u V 0% 00 XR OT lock LK lock LK lock PI lock LK lock lock Latout uideline LOK PU_LK[..0] M_LK[..0] ITP_LK[..0] LK_I LK_M LK_P LK_IPI LK_IOPI LK_WPI LK_MINIPI LK_PI LK_PMU0PI LK_PI LK_IO LK_I LK_TV LK_I LK_M LNT " ~ "." ~.0 " MX :."." ~.0 "."~.0".0"~.0"." ~." <,,,,,,,,,,> TR / P / 0 mils ( mil space between & 0) / 0 mils / 0 mils / 0 mils / 0 mils / 0 mils NOT.VM. ifferentials pairs with the same length (within 0 mil).pu & N trace mismatch within 0 mil Length mismatch within 00 mils Length same as LK lock Length mismatch within 00mils.Making PI length with minimum various. Length Require LK-.". Length mismatch /-.0". Length mismatch /- 00 mils 0u 0V 0-0% 0 YV L 00MZ 00Ω % 00 M T KIN OR u 0V 0-0% 00 YV 0.u V 0% 00 XR <0,> <,0,> <,0,> LK_N lock Package Length anais Processor Package Length mils Montara-M M Package Length mils PU ocket quivalent Length mils 0.0u V 0% 00 XR 0.0u V 0% 00 XR VM_LK I_MT I_MLK 0p 0V ± 0.p 00 NPO R.K % /W 00 R % /W 00 N_U_ N_U_ 0p 0V ± 0.p 00 NPO lock Layout :. lose to lock generator. Trace as short as possible and use mil. Place crystal within 00 mils of LK enerator X PU 00.00M P.M PI.M R.M X M.M.M.M M.M.M.M M.M.M.M M.M.M.M M 0.00M.00M.M M.M.M.M U VPI VPI V V VV VPU VR V. T LK RTT VTT_PWR/P IR Mhz_0 Mhz_ X X R0/ R/0 MZ/ _MZ/L_ V_0 V_ V_ PI_0/ PI_/ PI_ MO/PILK0 PILK PILK PILK PILK PILK PILK PULKT0 PULK0 PULKT PULK PULKT_ITP/PI_TOP PULK_ITP/PU_TOP I I0 OP PIN I Y XTL.0MZP X000 R 0 0 N_U_ LK_MO PITP0 PUTP0 R % /W 00 R % /W 00 R % /W 00 R % /W 00 R % /W 00 R % /W 00 R % /W 00 R % /W 00 R % /W 00 R0 % /W 00 R % /W 00 R0 % /W 00 R % /W 00 R % /W 00 R % /W 00 R % /W 00 R % /W 00 R % /W 00 R % /W 00 R0 % /W 00 Under 00mil PITP0 <> PUTP0 <> N_R_ Under 00mil Under 00mil Under 00mil R. % /W 00 R. % /W 00 R. % /W 00 R. % /W 00 LKM_ <> LKM_UI <> LKM_ <> LKM_ <> LKM_IO LKM_N <> LKM_ <> LKM_ <> LKM_IO LKM_ <> LKM_PI <> LKM_K <> LKM_W <> LKM_ <> LKM_MINI <> PU_LK <> PU_LK0 <> LKN <> LKN0 <> hielding mil space 0 mil space LK mil space mil space LK- mil space 0 mil space hielding mil space ( mil width for differential signals and shiekding) LKM_ p 0V /-0.P 00(NU) LKM_UI p 0V /-0.P 00(NU) LKM_ p 0V /-0.P 00(NU) LKM_ p 0V /-0.P 00(NU) LKM_IO p 0V % 00 NPO MURT LKM_N p 0V /-0.P 00(NU) LKM_ p 0V /-0.P 00(NU) LKM_ p 0V /-0.P 00(NU) LKM_ p 0V /-0.P 00(NU) LKM_PI p 0V /-0.P 00(NU) LKM_K 0 p 0V /-0.P 00(NU) LKM_W p 0V /-0.P 00(NU) LKM_ p 0V /-0.P 00(NU) LKM_MINI p 0V /-0.P 00(NU) PU_LK p 0V /-0.P 00(NU) PU_LK0 0 p 0V /-0.P 00(NU) LKN p 0V /-0.P 00(NU) LKN0 p 0V /-0.P 00(NU) VM <,0,,0,,,,,,,,,,,,,0,,,,,,> VM hielding IPLKI, IPLKO hielding 0 mil space 0 mil space mil space mil space mil space LK_MO R 0K % /W 00 R 0K % /W 00(NU) R 0K % /W 00(NU) R 0K % /W 00(NU) R 0K % /W 00(NU) R 0K % /W 00(NU) <> IPLKO T VM R 00Mz 00Ω 00 0K-0T0(NU) L U 0mil R.K % /W 00(NU) LKIN V 0K % /W 00(NU) MR R0 ON# R V LKOUT R I P00-0 O PIN PULOR(NU).K % /W 00(NU) 0 R 0K % /W 00 R 0K % /W 00 R 0K % /W 00 R 0K % /W 00 R0 0K % /W 00 <,0,,0,,,,,,,,,,,,,0,,,,,,> VM 0.u V 0% 00 YV VM R % /W 00(NU) IPLKI <> IPLKI p 0V /-0.P 00(NU) I International omputer, Inc. L.,NO,.,WNW nd R. LINKOU IN, TIPI, TIWN,RO (-)00- P (PN00 VT) ize ocument Number Rev lock enerator ( ypress YZ ) 0. Monday, January 0, 00 ate: heet of
13 0 INPUT _OUT _IN RLK0 歐姆 0 歐姆 L: " WLKOU L:." 歐姆 0P L:LL-L." 0P L=LMLM L: " VI VT IMM IMM R LOK UR RLK0# VM_LK RLK RLK# RLK RLK# RLK RLK# RLK RLK# RLK RLK# _open 0 歐姆 L: " R 0 % /W 00(NU) R 0 % /W 00 <0,> LK_N UIN <,0,> I_MT <,0,> I_MLK R VM_LK 0 % /W 00(NU) R0 0 % /W 00 U V R0/RT0 V R/R0 V V R/RT V R/R P# R/RT R/R 0 UIN R/RT R/R L R/RT R/R R0/RT R/R 0 L_R# OUT I W OP PIN YPR RT0 RP RP 0 % 00* /W PR 0.mm R0 RT RP RP 0 % 00* /W PR 0.mm R RT RP RP 0 % 00* /W PR 0.mm R RT RP RP 0 % 00* /W PR 0.mm R RT RP RP 0 % 00* /W PR 0.mm R RT RP0 RP 0 % 00* /W PR 0.mm R R 00K % /W 00 VM_LK R 0 % /W 00 M_LK_R0 <0> M_LK_R00 <0> M_LK_R <0> M_LK_R0 <0> M_LK_R <0> M_LK_R0 <0> M_LK_R <0> M_LK_R0 <0> M_LK_R <0> M_LK_R0 <0> M_LK_R <0> M_LK_R0 <0> LKI <> R lock uffer _open R UIN <> LKO 0 % /W 00 0p 0V ± 0.p 00 NPO(NU) <,,,,,,,,,,>.VM 0 % /W 00(NU) R 0p 0V ± 0.p 00 NPO(NU) 0p 0V ± 0.p 00 NPO(NU) 0p 0V ± 0.p 00 NPO(NU) 0p 0V ± 0.p 00 NPO(NU) 0p 0V ± 0.p 00 NPO(NU) 0p 0V ± 0.p 00 NPO(NU) 0p 0V ± 0.p 00 NPO(NU) 0 0p 0V ± 0.p 00 NPO(NU) 0p 0V ± 0.p 00 NPO(NU) 0p 0V ± 0.p 00 NPO(NU) 0p 0V ± 0.p 00 NPO(NU) 0p 0V ± 0.p 00 NPO(NU) p 0V % 00 ROM 0.u V 0% 00 YV 0.0u 0V 0-0% MT00 YV L 0K-0T0 ULL WILL 0.u V 0-0% 00 YV 0.u V 0-0% 00 YV 0.u V 0-0% 00 YV T0u 0V ± 0% >0 mil VM_LK 0.0u V 0% 00 XR 0.0u V 0% 00 XR 0.0u V 0% 00 XR 0.0u V 0% 00 XR I International omputer, Inc. L.,NO,.,WNW nd R. LINKOU IN, TIPI, TIWN,RO (-)00- P (PN00 VT ) ize ocument Number Rev lock uffer 0. 0 Monday, January 0, 00 ate: heet of
14 0 <,,,,> VP <> TL_0[..] <> TL_RQ0[..0] <> TL_0[..0] N N N N N N N N0 R T U P <> TL_T00 <> TL_T0 <> TL_0 <> TL_NR0 <> TL_PRI0 <> TL_R00 <> TL_Y0 <> TL_R0 <> TL_RY0 <> TL_IT0 <> TL_ITM0 <> TL_LOK0 <> TL_TRY0 <> TL_RQ0[..0] <> TL_R0[..0] <> TL_INV00 <> TL_INV0 <> TL_INV0 <> TL_INV0 <> TL_PURT0 <> LKN <> LKN0 TL_0 TL_0 0 TL_0 0 TL_0 TL_0 TL_0 TL_0 TL_00 TL_0 TL_0 TL_0 TL_0 TL_0 TL_0 TL_0 TL_0 TL_0 TL_00 TL_0 TL_0 TL_0 TL_0 TL_0 TL_0 TL_0 TL_0 TL_0 TL_00 TL_0 TL_RQ00 TL_RQ0 0 TL_RQ0 0 TL_RQ0 TL_RQ0 TL_R00 TL_R0 TL_R0 J K M M T0 T NR PRI RQ0 Y R RY IT ITM LOK TRY RQ0 RQ RQ RQ RQ R0 R R I0 I I I PURT LK LK- VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT J K J J J J K K TL_00 TL_0 TL_0 TL_0 TL_0 TL_0 TL_0 TL_0 TL_0 TL_0 TL_00 TL_0 TL_0 TL_0 TL_0 TL_0 TL_0 TL_0 TL_0 TL_0 TL_00 TL_0 TL_0 TL_0 TL_0 TL_0 TL_0 TL_0 TL_0 TL_0 TL_00 TL_0 TL_0 TL_0 TL_0 TL_0 TL_0 TL_0 TL_0 TL_0 TL_00 TL_0 TL_0 TL_0 TL_0 TL_0 TL_0 TL_0 TL_0 TL_0 TL_00 TL_0 TL_0 TL_0 TL_0 TL_0 TL_0 TL_0 TL_0 TL_0 TL_00 TL_0 TL_0 TL_0 <,,,,> VP Place these parts near N. as close as possible. Tu.V 0% MT POP NYO 0 MO-P 0u 0V ± 0% MT00 XR MIT MO-P 0u 0V ± 0% MT00 XR MIT 0 MO-P 0u 0V ± 0% MT00 XR MIT MO-P 0u 0V ± 0% MT00 XR MIT 0 MO-P 0u 0V ± 0% MT00 XR MIT 0 MO-P 0u 0V ± 0% MT00 XR MIT u 0V 0-0% 00 YV 0.0u V 0% 00 XR 0.0u V 0% 00 XR 0.0u V 0% 00 XR 0.0u V 0% 00 XR 0.0u V 0% 00 XR 0.0u V 0% 00 XR 0.0u V 0% 00 XR TLVR_N VR0 VR TP0 TN0 TP TN TL_TP00 <> TL_TN00 <> TL_TP0 <> TL_TN0 <> TLVR_N R. % /W 00 OMPVR K J VR0 VR VR VR TLVR ROMP 0MPVR TP TN TP TN N/P0 N/P N/P N/P TL_TP0 <> TL_TN0 <> TL_TP0 <> TL_TN0 <> T T T T R0. Modify T T T N/RP N/P0 N/P PWR TL_PWR0 <> U VT <,,,,> VP <,,,,> VP TLVR_N R0. % /W 00 R 00 % /W u V 0% 00 XR TLVR_N R. % /W 00 R 00 % /W u V 0% 00 XR 0.0u V 0% 00 XR 0.0u V 0% 00 XR 0.0u V 0% 00 XR 0.0u V 0% 00 XR 0.0u V 0% 00 XR <,,,,> VP OMPVR R 00 % /W 00 R. % /W u V 0% 00 XR Place these parts near N. as close as possible. nd place each capacitor per pin. I International omputer, Inc. L.,NO,.,WNW nd R. LINKOU IN, TIPI, TIWN,RO (-)00- P (PN00 VT ) ize ocument Number Rev PN00 ost 0. 0 Monday, January 0, 00 ate: heet of
15 0.V_IMM <,,,,,,,,,,>.VM U <> M_[..0] M_[..0] <0,> M_0 J M_0 M_ M00 M00 M_ M_ M0 M0 M_ M_ M0 M0 M_ M_ M0 M0 M_ M_ M0 M0 M_ M_ M0 M0 M_ M_ M0 M0 V M_ M_ M0 M0 K W M_ M_ M0 M0 K V M_ M_0 M0 M0 M T M_0 M_ M0 M0 M U M_ M_ M M K T M_ M_ M M K T0 M_ M_ M M M_[..0] <0,> L M_ M M T M_0 M_ M 0 T T M_ M_ M T M_ M V P M_R_R0 M_ M R M_R_R0 <> W N M R0 M_0 M M R0 <> R R M_W_R0 M_ M0 W M_W_R0 <> U M_ M V M_ M N T W M_ M N T M_ M N T Y M_ M N T0 M_ M N T W0 M_ M N T Y M_ M N T R T M_0 M N R M_ M0 N T N T M_ M N R M_ M N T P T M_ M N P M_ M N T R P T0 M_ M N T M0 M_ M N T R N T M_ M N T M_ M P N0 T These packs and resistor M_0 M N N N T,Please close to IMM M_ M0 N M P0 M_ M N T N M_ M R T 00 R 0 % /W 00 M_0_R0 <0,> M_ M 0 T R 0 R 0 % /W 00 M R0 <0,> M_ M T P 0 R 0 % /W 00 M R0 <0,> M_ M T P 0 R0 0 % /W 00 M R0 <0,> M_ M P M_ M P M_Q0 M_ M Q0 M0 L M_Q M_0 M Q R U M_Q M_ M0 Q L0 M_Q M_ M Q T T M_Q M_ M Q R0 T M_Q M_ M Q T N0 M_Q M_ M Q P R M_Q M_ M Q T M_Q[..0] <> M_ M Q N M_QM[..0] <> M_ M T M_QM0 M_ M QM0 N L M_QM M_0 M QM P V M_QM M_ M0 QM R M_QM M_ M QM P N M_QM M_ M QM P P M_QM M QM P0 M_QM QM M_QM <0> M_K0_R0 T T K0 QM <0> M_K_R0 M K <0> M_K_R0 R K QMM0 QM0 <> <0> M_K_R0 L K QMM QM <> QM0 QMM0 <> K MVR QM QMM <> K MVR_N MVR MVR QMM0 QMM0 <> W MVR QMM R MVR QM0 QMM <> J MVR0 QM VT N P R T U V W Y N N N 0 K K P P VMM VMM VMM VMM VMM VMM VMM VMM VMM VMM VMM VMM VMM VMM VMM VMM VMM VMM VMM VMM VMM VMM VMM VMM VMM MLKI MLKO R % /W 00 0 LKI <> LKO <> LKO as short as possible. LKI = LKx "..V_IMM R0 00Mz 00Ω 00 0K-0T0 >0MIL u 0V 0-0% 0 YV MO-P.u 0V 0-0% MT00 YV MO-P.u 0V 0-0% MT00 YV 0.0u V 0% 00 XR 0.0u V 0% 00 XR 0.0u V 0% 00 XR 0.0u V 0% 00 XR 0.0u V 0% 00 XR 0.0u V 0% 00 XR 0.0u V 0% 00 XR 0.0u V 0% 00 XR 0.0u V 0% 00 XR 0 0.0u V 0% 00 XR 0.0u V 0% 00 XR 0.0u V 0% 00 XR 0.0u V 0% 00 XR 0.0u V 0% 00 XR 0.0u V 0% 00 XR 0.0u V 0% 00 XR M_R_R0 p 0V % 00 NPO MURT M R0 0 p 0V % 00 NPO MURT,,,,,,,,,>.VM p 0V /-0.P 00 (NU) M_W_R0 M_0 M_ M_ M_ M_ 0 p 0V % 00 NPO MURT p 0V % 00 NPO MURT p 0V % 00 NPO MURT p 0V % 00 NPO MURT p 0V % 00 NPO MURT p 0V % 00 NPO MURT R 0 % /0W 00 R 0 % /0W 00 > 0 mil MVR_N 0 0 M_ M_ M_ p 0V % 00 NPO MURT p 0V % 00 NPO MURT p 0V % 00 NPO MURT MO-P 0u 0V ± 0% MT00 XR MIT u 0V 0/-0% 00 YV 0.u V 0% 00 YV 0.u V 0% 00 YV 0.u V 0% 00 YV 000p 0V 0% 00 XR 000p 0V 0% 00 XR 000p 0V 0% 00 XR M_ M_ M_0 M_ M_ M_ M_0 M_ p 0V % 00 NPO MURT p 0V % 00 NPO MURT p 0V % 00 NPO MURT p 0V % 00 NPO MURT 0 p 0V % 00 NPO MURT p 0V % 00 NPO MURT p 0V % 00 NPO MURT p 0V % 00 NPO MURT I International omputer, Inc. L.,NO,.,WNW nd R. LINKOU IN, TIPI, TIWN,RO (-)00- P (PN00 VT ) ize ocument Number Rev PN00 Video 0. 0 Monday, January 0, 00 ate: heet of
16 0 P_L0 P_L P_L P_L P_L P_L P_L P_L P_L P_L P_L0 P_L P_L P_L P_L P_L P_L P_L P_L P_L P_L0 P_L P_L P_L RP N_LP0 N_LP <,,,>.VM N_LP N_LP % 00X /W PR 0 MO-P.u 0V 0-0% MT00 YV RP N_LP 0.0u V 0% 00 XR N_LP <,,,>.VM N_LP 0.0u V 0% 00 XR N_LP % 00X /W PR 0 0.0u V 0% 00 XR RP N_LP N_LP N_LP0 <> P_L[..0] N_LP U % 00X /W PR N_LP0 T N_LP 00/P/P P RP N_LP 0/P0/P0 P N_LP N_LP 0/PLK T N_LP N_LP 0/P0/P0 R N_LP N_LP 0/P0/P0 T % 00X /W PR N_LP 0/P0/P0 N N_LP 0/P0/P0 T RP N_LP R 0 % /W 00 0/P0/P0 M N_LP 0/PT P N_LP N_LP 0/P R N_LP N_LP 0/P0/P0 M % 00X /W PR N_LP0 /P/P0 L N_LP /P00/P00 N RP0 N_LP0 N_LP /P/P00 L N_LP N_LP0 /P/P00 P N_LP N_LP /P0/P00 J N_LP N_LP /P/P00 J % 00X /W PR N_LP /P/P00 J R % /W 00 /P/P00 <> P_ K N_LP /P0 R0 % /W 00 0/P/P00 <> P_LK N_LP /P0LK K N_LP /P/P00 /P/P00 /VP0 J /VP0 /VP0 /VP0 /VP0 0/VP0 /VPT N_LP N R (NU)0 % /W 00 0/P0/P0 <> VIO_PT L N_LP /T K /P/P00 K /VP VP VP VP VP VP VP VVL VVL W Y V VX VX VX VM_X R 0 % /W MT00 R 0 % /W MT00 N/R N/R N/R V00 V0 V0 V0 V0 V0 V0 V0 V0 V0 V0 V V V V V N/VIN N/VOUT V VPR UPT UPT- NT NT- UPM NM VLVR VLOMPP UT TTIN RT PWROK TIN P R N0 R R P M P M N P M T R N P P P N T M0 M N P N P0 L M N M P T T T0 VL_0 VL_ VL_ VL_ VL_ VL_ VL_ VL_ VLR_N R TIN0_N.VM VM R0. Modify VI_IN <> VI_OUT <> <,,,,,,,,,,> T T T T T0 T T T VL_0 <> VL_PR <> VL_UPT <> VL_UPT0 <> VL_NT <> VL_NT0 <> VL_UPM <> VL_NM <> VL_[..0] <> 0 % /W MT00 R0.K % /W 00.VM K % /W 00 R K % /W 00 R 0 0.u V 0% 00 XR VLR_N > 0 mil UT0_N <>.VM <,,,,,,,,,,> PIRT0_N <,> PWROK_N <> 0.u V 0% 00 XR 0 V V_LK > 0 mil > 0 mil V V_LK > 0 mil V V_LK > 0 mil V VM_X 000P V 0-0% 00 YV 000P V 0-0% 00 YV P V 0-0% 00 YV 0.u V 0-0% 00 YV 0.u V 0-0% 00 YV 0.u V 0-0% 00 YV 0.u V 0-0% 00 YV MO-P.u 0V 0-0% MT00 YV 0.0u V 0% 00 XR 0.0u V 0% 00 XR 0.0u V 0% 00 XR u 0V 0-0% 00 YV L L LMP0 LMP0 L0 LMP0 u 0V 0-0% 00 YV u 0V 0-0% 00 YV L L LMP0 LMP0 VM VM VM VM R0. Modify R0. Modify R % /W 00 <> P_ L R (NU)0 % /W 00 <> VIO_PLK L K R % /W 00 <> P_V K M N R % /W 00 <> P_LK_N <,,,>.VM R.K % /W 00 N R 0 % /W 00(NU) <> NV Rev: 0. Modify. <> NV by VI recommanded <> NKL N_LP T N_LP R N_LP R 0 % /W 00 P_VR P_VR N <> LKM_N <,,,>.VM R 0. % /W 00 R 0. % /W 00 <> P_UY0 L <>.V T T W VT RM/P0 IRY/LK TRY VL/P0V TOP/PLK- PR/PV R W/P0LK- RQ/LK NT/T RR/P I/PIP IL PXT T0/NV T/NV T/NLT T/VP0 T/VP0 T0/P0/P0 T0/P0/P0 T/P/P000 T/P0T 0/VPV /VP /VP00 /VP /VP0 /VP0 VPLK /VPLK- PVR0 PVR LK POMPN POMPP PUY VU TLK R M0 M M M N N R R R R R R R R0 R R T T "PLL "PLL "PLL N N P " "N " T P R K K MK K L M M VK VMK VK VK "R " " "VYN "YN "RT "INT "XIN "ITIN/PL "PT "PLK "IPLKO "IPLKI "TV00/VP000/P00* "TV0/VP00/P0* "TV0/VP00/P0* "TV0/VP00/P0* "TV0/VP00/P0* "TV0/VP00/P0* "TV0/VP00/P0* "TV0/VP00/P0* "TV0/VP00/P0 "TV0/VP00/P0 "TV0/VP00/P0* "TV/VP0/P "TVV/VP0V/PV "TV/VP0/P "TV/VP0/P "VTLK/VP0LK/PLK "TVLKR/VP0T/PLK "PT "PLK "PO0/P "POUT/P "V "V "VPLL "VPLL "VPLL M M L R R R U U V U N V T T N N W W Y Y Y Y Y V W W Y V V V V W T P P P N R <> LU <> RN <> VYN <> YN <> R % /W 00 Rev:0. Modify. PI_INT0 <,> LKM_UI <> ITIN R.K % /W 00 TV0 TV TV TV TV TV TV TV TV TV TV0 TV TV_V TV_ TV_ TV_LK TV_POUT PT PLK V_ V_ V_PLL V_PLL V_PLL V V V V IPLKO_N IPLKI IPLKO TV[..0] <> TV_V <> TV_ <> TV_ <> TV_LK <> TV_POUT <> PT <> PLK <> R0 % /W 00 TV0 TV TV TV VT <> VLK <> IPLKO <> IPLKI <> R0 0 % /W 00 p 0V /-0.P 00 (NU) R 0K % /W 00 R 0K % /W 00 R 0K % /W 00 R 0K % /W 00 VM V_LK > 0 mil V_ V_ > 0 mil V_ V_ > 0 mil V_PLL V_PLL 000P V 0-0% 00 YV > 0 mil V_PLL V_PLL 0 000P V 0-0% 00 YV 000P V 0-0% 00 YV 0 000P V 0-0% 00 YV > 0 mil V_PLL u V 0-0% 00 YV 0 0.u V 0-0% 00 YV 000P V 0-0% 00 YV LMP0 L u 0V 0-0% 00 YV 0.u V 0-0% 00 YV u 0V 0-0% 00 YV L L 0.u V 0-0% 00 YV 0.u V 0-0% 00 YV LMP0 LMP0 u 0V 0-0% 00 YV L L u 0V 0-0% 00 YV L u 0V 0-0% 00 YV L LMP0 LMP0 VM VM LMP0 LMP0 R0. Modify.VM.VM R0. Modify.VM <,,,>.VM V_PLL V_ V_LK R 0K % /W 00(NU) R 0K % /W 00 R 0K % /W 00 R 0K % /W 00 R0 0K % /W 00 V_PLL 000P V 0-0% 00 YV u 0V 0-0% 00 YV Rev: 0. Modify. by VI recommanded R.0K % /W 00 R.0K % /W u V 0% 00 XR u 0V 0/-0% 00 YV 0.u V 0% 00 XR P_VR <>.V 0.u V 0% 00 XR TV0 TV TV TV W R K % /W 00 R K % /W 00 R K % /W 00 R0 K % /W 00 W -0T() PIN.mm OPL.VM R.K % /W 00 TIN0_N R.K % /W 00(NU) TV R.K % /W 00(NU) TV R.K % /W 00(NU) TV R.K % /W 00(NU) TV R.K % /W 00(NU) TV R.K % /W 00 X power up strapping setting: TV[:0] => Panel type selection TV => P-port multiplexed on P interface selection 0: Two -bit VI interface : One -bit panel interface TV => edicated VI port configuration 0: TM : TV ncoder TV => edicated VI port selection 0: apture : VI TV/VP0 => xternal P function enable 0: xternal : Internal TV/VP0 => PI signal test output enable 0: isable : nable <,,,,,,,,,,> <,0,,0,,,,,,,,,,,,,0,,,,,,> TV TV0 TV N_RP_ RP.K % 00X /W PR I International omputer, Inc. L.,NO,.,WNW nd R. LINKOU IN, TIPI, TIWN,RO (-)00- P (PN00 VT ).VM VM.VM VM ize ocument Number Rev PN00 R / 0. 0 Monday, January 0, 00 ate: heet of
17 0 0 PN00 R / 0. P (PN00 VT ) I International omputer, Inc. L.,NO,.,WNW nd R. LINKOU IN, TIPI, TIWN,RO (-)00- Monday, January 0, 00 ize ocument Number Rev ate: heet of U VT J J J J M N P P0 N0 N R R0 W W 0 0 J L0 M L N M M P L L M N K L M T L L N L M L M T N K J K J N Y T R P N Y R P N T0 T R P Y0 W R P N J P M N L N N M00 M0 M0 M0 M0 M0 M0 M0 M0 M0 M0 M M M M M M M M M M0 M M M M M M M M M M0 M M M M M M M M M M0 M M M M M M M M M M0 M M M M M M M M M M0 M M M K0 K K K Q0 Q Q Q Q Q Q Q QM0 QM QM QM QM QM QM QM MLKO 0 M00 M0 M0 M0 M0 M0 M0 M0 M0 M0 M0 0 M M M R W Q
18 0 <,,,>.VM U R0. Modify V V V V V 0 V V V V V V V V M V M V M V M V M V M0 V M V M V M V M V M V M V M V M V U V U V T V T V R V R V P V P V N V N V V V V V V V V V Y V Y V W V W V V V V V R R R R R R0 R R T T T T T T0 T T U U U U U U0 U U V V V V V V0 V V W W W W W W0 W W <,,,>.VM K K L L M P P P U U Y Y Y J J J J K0 K K0 M M M M M M M M M Y Y Y Y Y Y0 Y Y T 00u 0V ± 0% MT TPLV0MR N u 0V 0-0% 0 YV u 0V 0-0% 0 YV MO-P.u 0V 0-0% MT00 YV 0 u 0V 0-0% 00 YV 0 u 0V 0-0% 00 YV 0.u V 0% 00 XR 0.u V 0% 00 XR 0 0.u V 0% 00 XR 0.u V 0% 00 XR 0.0u V 0% 00 XR 0 0.0u V 0% 00 XR 0.0u V 0% 00 XR 0.0u V 0% 00 XR 0.0u V 0% 00 XR 0.0u V 0% 00 XR 0.0u V 0% 00 XR 000p 0V 0% 00 XR 000p 0V 0% 00 XR 000p 0V 0% 00 XR 000p 0V 0% 00 XR VT I International omputer, Inc. L.,NO,.,WNW nd R. LINKOU IN, TIPI, TIWN,RO (-)00- P (PN00 VT ) ize ocument Number Rev PN00 Power 0. 0 Monday, January 0, 00 ate: heet of
19 Note : * ll R ignals have 0 mils space from other roups' signals or non-r sigmals These packs and resistor,please close to IMM N ignals M_[..0] M_M[..0] M_Q[..0] L L R 0.~." L L Max:0." O-IMM 0 L Max:.0" L L O-IMM Max:.0" L NOT * vias Rt Vtt * Minimum Isolation pacing to non-r ignals : 0 mils <0,> M R[..0] M_[..0] <> M R0 M_0 RP M R M_ RP 0 % 00* /W PR 0.mm M R M_ M R M_ M R M_ RP M R M_ RP 0 % 00* /W PR 0.mm M R M_ M R M_ M R M_ RP M R M_ RP 0 % 00* /W PR 0.mm M R0 M_0 M R M_ M R M_ RP M R M_ RP 0 % 00* /W PR 0.mm M R M_ M R M_ M R M_ RP M R M_ RP 0 % 00* /W PR 0.mm M R M_ M R M_ M R0 M_0 RP M R M_ RP 0 % 00* /W PR 0.mm M R M_ M R M_ M R M_ RP M R M_ RP 0 % 00* /W PR 0.mm M R M_ M R M_ M R M_ RP M R M_ RP 0 % 00* /W PR 0.mm M R0 M_0 M R M_ M R M_ RP M R M_ RP 0 % 00* /W PR 0.mm M R M_ M R M_ M R M_ RP M R M_ RP 0 % 00* /W PR 0.mm M R M_ M R M_ M R0 M_0 RP M R M_ RP 0 % 00* /W PR 0.mm M R M_ M R M_ M R M_ RP M R M_ RP 0 % 00* /W PR 0.mm M R M_ M R M_ M R M_ RP M R M_ RP 0 % 00* /W PR 0.mm M R0 M_0 M R M_ M R M_ RP M R M_ RP 0 % 00* /W PR 0.mm M R M_ M R M_ M R M_ RP M R M_ RP 0 % 00* /W PR 0.mm M R M_ M R M_ M R0 M_0 RP0 M R M_ RP 0 % 00* /W PR 0.mm M R M_ M R M_ ROUP ROUP ROUP NOT M_[..0] M_M0 M_Q0 * roup & roup & roup Mismatch must M_[..] M_M M_Q be within mils (Total Length) M_[..] M_M M_Q * The same roup must be routed in the same M_[..] M_[..] M_M M_M M_Q M_Q layer * M_Q[..0] mil trace, mil space M_[..0] M_M M_Q M_[..0],M_M[..0] mil trace, 0 mil M_[..] M_[..] M_M M_M M_Q M_Q space * M_Q & M_LK mismatch within 0." N ignals M_K[..0] M_[0..00] N ignals M_LK[.00] M_LK[..0] N L L L L 0. ~." Max:.0" L 0. " ~ " L O-IMM X L 0. " ~ " O-IMM 0 L N O-IMM 0 O-IMM L Rt NOT * vias L Vtt NOT * Minimum Pair to Pair pacing 0 mils * IMM 's clock mismatch within mils * ll lock & - Mismatch within 0 mils * Trace Width mils, pacing mils, vias * /L - L/ < = " * M_ & M_K = M_LK - 0." L Rt O-IMM Vtt <> M R0 <> M_R_R0 <> M_W_R0 R 0 % /W 00 R 0 % /W 00 R 0 % /W 00 M R0 <0,> M_R_R0 <0,> M_W_R0 <0,> ignals M_[..0,,0] M_[0..00] M_W0 M_0 M_R0 L L 0. ~ " Max :.0" L L Max :.0" Max :.0" NOT * L L = M_LK[..00] - " * L L = M_LK[..0] - " * Trace Width mils, pacing 0 mils, vias * Minimum Isolation pacing to non-r ignals : 0 mils N L O-IMM X L Rt Vtt NOT <0,> M_QM_R[..0] M_QM[..0] <> M_QM_R0 R 0 % /W 00 M_QM0 M_QM_R R 0 % /W 00 M_QM M_QM_R R0 0 % /W 00 M_QM M_QM_R R0 0 % /W 00 M_QM M_QM_R R 0 % /W 00 M_QM M_QM_R R 0 % /W 00 M_QM M_QM_R R 0 % /W 00 M_QM M_QM_R R 0 % /W 00 M_QM ignals M_[,,,] M_[,,,] L L 0. ~." Max :.0" * M_[,,,] = M_LK[..00] - 0." * M_[,,,] = M_LK[..0] - 0." * Trace Width mils, pacing 0 mils, vias * Minimum Isolation pacing to non-r ignals : 0 mils <0,> M_Q_R[..0] M_Q_R0 M_Q_R M_Q_R M_Q_R M_Q_R M_Q_R M_Q_R M_Q_R R 0 % /W 00 R 0 % /W 00 R00 0 % /W 00 R0 0 % /W 00 R 0 % /W 00 R 0 % /W 00 R 0 % /W 00 R 0 % /W 00 M_Q0 M_Q M_Q M_Q M_Q M_Q M_Q M_Q M_Q[..0] <> I International omputer, Inc. L.,NO,.,WNW nd R. LINKOU IN, TIPI, TIWN,RO (-)00- P (PN00 VT ) ize ocument Number Rev R RI TRMINTION 0. Monday, January 0, 00 ate: heet of
20 M[:0] QM[:0] Q[:0] M[:0] R# # INL ROUP T INL TRO INL M roup 0 M[:0],QM0 Q0 M roup M roup M roup M roup M roup M roup M roup M(& ontrol) (hip elect) K locks INL ROUP WIT:P TR LNT TR LNT MTIN M roup[:0] : ata:ata "<L<" <00mil mismatch : ata:trobe : ata:other M(& ontrol) : M:M : M:Other (hip elect): : K W# #[:0] #[:] K[:0] K[:] VT locks "<L<" 0 歐姆 M[:],QM M[:],QM M[:],QM M[:],QM M[:0],QM M[:],QM M[:],QM : :Other : K:K : K:Other (vg~") "<L<" "<L<" "<Lcke<0" Lcke<" Q Q Q Q Q Q Q M[:0],#,R#,W# #[:0] K[:0] WLKOUT,RLK[:0]/RLK#[:0],_OUT/_OUT# : LK:LK# : LK#:Other R IMM L<0." L<0." L~" L~" L~" Temination R IMM Network L<0." "<L<" 0 歐姆 L<0." L<0." L<0." "<L<" 0 歐姆 L<." L L<." within group. < inch mismatch between group. 0mil Length Mismatch ±mils ±mils ±mils ±mils ±mils ±mils ±mils ±mils NOT L=L WLKOUT L=L RLK/# L=L _OUT/# L=LL- vg(l)." lose to IMM0 One 0.u capacitors per power pin. Place each capacitors close to pin. <,> M_[..0] M_[..0] R <,,,>.V <,> M_Q_R[..0] <,,,> M_QM_R[..0] <,,,>.V.V IMM_VR 0mil M_0 M_ M_ M_ M_ M_ M_ M_ M_ M_ M_0 M_ M_ M_ M_0 M_ M_QM_R0 M_QM_R M_QM_R M_QM_R M_QM_R M_QM_R M_QM_R M_QM_R.K % /W 00(NU) M_Q_R0 M_Q_R M_Q_R M_Q_R M_Q_R M_Q_R M_Q_R M_Q_R R R0. Modify M R0 M_R_R0 M_W_R0 <,,,>.V <,,,>.V 000p 0V 0% 00 XR 0.u V 0% 00 YV 0.u V 0% 00 YV 0.u V 0% 00 YV 0.u V 0% 00 YV 0.u V 0% 00 YV 0.u V 0% 00 YV 0.u V 0% 00 YV 0.u V 0% 00 YV 0.u V 0% 00 YV 0.u V 0% 00 YV 0.u V 0% 00 YV 0.u V 0% 00 YV <,> 0 0.u V 0% 00 YV 0 0.u V 0% 00 YV <,> 0 0.u V 0% 00 YV 0 % /W 00(NU) <,,> <,,> 0.u V 0% 00 YV 0.u V 0% 00 YV <> M_LK_R <> M_LK_R0 <> M_LK_R0 <> M_LK_R <> M_LK_R <> M_LK_R0 <> M_K0_R0 <> M_K_R0 <,> M R0 <,> M_R_R0 <,> M_W_R0 <,> M_0_R0 <,> M R0 I_MLK I_MT Tu 0V 0% R R T T T T T T T T 0K % /W 00(NU) VM 0.u V 0% 00 YV T 0u V ± 0% PL0M() N T % /W 00(NU) p 0V 0% 00 XR N 0 0/P (U) 0 (U) 0 K0 K0# K# K K K# K0 K # R# W# 0# # 0 L RT(U) M0 M M M M M M M M Q0 Q Q Q Q Q Q Q Q V V V V V V V V V V0 V V V V V V V V V V0 V V V V V V V V V V0 V V V VI VP VR VR O IMM 0 <,> 000p 0V 0% 00 XR M R[..0] Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q V V V V V V V V V V0 V V V V V V V V V V0 V V V V V V V V V V0 V V V R N NORM P u V 0% 00 YV U U U U 0mil 0.u V 0% 00 YV 0.u V 0% 00 YV 0.u V 0% 00 YV M R0 M R M R M R M R M R M R M R M R M R M R0 M R M R M R M R M R M R M R M R M R M R0 M R M R M R M R M R M R M R M R M R M R0 M R M R M R M R M R M R M R M R M R M R0 M R M R M R M R M R M R M R M R M R M R0 M R M R M R M R M R M R M R M R M R M R0 M R M R M R 0 0.u V 0% 00 YV <,,,>.V lose to IMM 0 0.u V 0% 00 YV 0.u V 0% 00 YV R 0 % /W 00 R 0 % /W 00 0.u V 0% 00 YV VM <,> IMM_VR One 0.u capacitors per power pin. Place each capacitors close to pin. 0 0.u V 0% 00 YV T T T T 0.u V 0% 00 YV 0.u V 0% 00 YV 0.u V 0% 00 YV <,,> <,,> <,,,>.V <,> M_Q_R[..0] 0.u V 0% 00 YV R0. Modify <,,,> 0 % /W 00(NU) 0mil <> M_LK_R0 <> M_LK_R00 <> M_LK_R0 <> M_LK_R <> M_LK_R <> M_LK_R0 <> M_K_R0 <> M_K_R0 <,> M R0 <,> M_R_R0 <,> M_W_R0 <,> M R0 <,> M R0 M_QM_R[..0] <,,,> u 0V 0-0% 00 YV 0.u V 0% 00 YV 0.u V 0% 00 YV 0.u V 0% 00 YV.V I_MLK I_MT.V IMM_VR R0. Modify 0.u V 0% 00 YV Tu 0V 0% R M_0 M_ M_ M_ M_ M_ M_ M_ M_ M_ M_0 M_ M_ M_ M_0 M_ T T0 T T T T T T R 0K % /W 00 R R 0.u V 0% 00 YV T 0u V ± 0% PL0M() N M R0 M_R_R0 M_W_R0 T0 M_QM_R0 M_QM_R M_QM_R M_QM_R M_QM_R M_QM_R M_QM_R M_QM_R.K % /W 00(NU) M_Q_R0 M_Q_R M_Q_R M_Q_R M_Q_R M_Q_R M_Q_R M_Q_R R % /W 00(NU) K % /W 00(NU) VM 000p 0V 0% 00 XR N 0 0/P (U) 0 (U) 0 K0 K0# K# K K K# K0 K # R# W# 0# # 0 L RT(U) M0 M M M M M M M M Q0 Q Q Q Q Q Q Q Q V V V V V V V V V V0 V V V V V V V V V V0 V V V V V V V V V V0 V V V VI VP VR VR <,> R N RV P 0--0 O IMM I International omputer, Inc. L.,NO,.,WNW nd R. LINKOU IN, TIPI, TIWN,RO (-)00- P (PN00 VT ) M R[..0] Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q V V V V V V V V V V0 V V V V V V V V V V0 V V V V V V V V V V0 V V V U U U U ize ocument Number Rev R RM O-IMM 0. Monday, January 0, 00 ate: heet of M R0 M R M R M R M R M R M R M R M R M R M R0 M R M R M R M R M R M R M R M R M R M R0 M R M R M R M R M R M R M R M R M R M R0 M R M R M R M R M R M R M R M R M R M R0 M R M R M R M R M R M R M R M R M R M R0 M R M R M R M R M R M R M R M R M R M R0 M R M R M R <,0,,,,,,,,,,,,,,,0,,,,,,> VM VM T T T0 T
21 ontrol ignal Topology & roup Routing uidelines N L Min=0." M_0_R0 M R0 M R0 M R0 M_K0_R0 M_K_R0 M_K_R0 M_K_R0 Max=.0" O-IMM P ommand ignal Topology N L Min=.0" M R[..0] M_R_R0 M R0 M_W_R0 M_0_R0 M R0 Max=.0" O-IMM0 P L Max=.0" L Max=." ohm % Note : onnect to the M-M M[..0] pins.vm & roup Routing uidelines M R[..0] M_R_R0 M_0_R0 0 ohm % ohm % M R0 L Max=0." M R0 M_W_R0 O-IMM P onnect to O-IMM with a 0 ohm /-% resistor L Max=0.".VM <,0> M R[..0] M R0 M R M R M R M R M R M R M R M R M R M R0 M R M R M R M R M R M R M R M R M R M R0 M R M R M R M R M R M R M R M R M R M R0 M R M R M R M R M R M R M R M R M R M R0 M R M R M R M R M R M R M R M R M R M R0 M R M R M R M R M R M R M R M R M R M R0 M R M R M R R_.VM <> RP RP % 00X /W PR 0.mm RP RP % 00X /W PR 0.mm RP RP % 00X /W PR 0.mm RP RP % 00X /W PR 0.mm RP RP % 00X /W PR 0.mm RP RP % 00X /W PR 0.mm RP RP % 00X /W PR 0.mm RP RP % 00X /W PR 0.mm RP RP % 00X /W PR 0.mm RP RP % 00X /W PR 0.mm RP RP % 00X /W PR 0.mm RP0 RP % 00X /W PR 0.mm RP RP % 00X /W PR 0.mm RP RP % 00X /W PR 0.mm RP RP % 00X /W PR 0.mm RP RP % 00X /W PR 0.mm <> R_.VM 0 0.u V 0% 00 YV 0.u V 0% 00 YV 0.u V 0% 00 YV 0.u V 0% 00 YV Layout note:place one capacitors close to every pullup resistors terminated to v.. 0.u V 0% 00 YV 0.u V 0% 00 YV 0.u V 0% 00 YV 0.u V 0% 00 YV 0.u V 0% 00 YV 0.u V 0% 00 YV 0.u V 0% 00 YV 0 0.u V 0% 00 YV 0.u V 0% 00 YV 0.u V 0% 00 YV 0.u V 0% 00 YV 0.u V 0% 00 YV 0.u V 0% 00 YV 0.u V 0% 00 YV 0.u V 0% 00 YV 0.u V 0% 00 YV 0.u V 0% 00 YV 0.u V 0% 00 YV 0.u V 0% 00 YV 0 0.u V 0% 00 YV 0.u V 0% 00 YV 0.u V 0% 00 YV 0 0.u V 0% 00 YV M_0 M_ M_ M_ RP RP % 00X /W PR 0.mm ata ignal Topology N M_[..0] M_[..0] M_Q[..0] ohm % L Min=.0" Max=." & roup Routing uidelines L Max=0." M R[..0] M R[..0] M_Q_R[..0] O-IMM0 P L Max=." O-IMM P L Max=0." ohm % <,0> M_[..0] <,0> M_[..0].VM <,0> <> <> <> <> <> <> M_R_R0 QM0 QM QMM0 QMM QMM0 QMM M_ M_ M_ M_ M_ M_ M_0 M_ M_ M_0 M_ M_ RP RP % 00X /W PR 0.mm RP0 RP % 00X /W PR 0.mm RP RP % 00X /W PR 0.mm R % /W 00 R % /W 00 R % /W 00 R % /W 00 R % /W 00 R % /W 00 R0 % /W 00 <> R_.VM 0mil Layout note:place one capacitors close to every pullup resistors terminated to v.. Pure R layout and routing uideline: INL ROUP M_roup[..0] WIT: P : (ata/ata) TR LNT " < L < " <,0> M_QM_R[..0] <,0> M_W_R0 M_QM_R0 M_QM_R M_QM_R M_QM_R M_QM_R M_QM_R M_QM_R M_QM_R R % /W 00 R % /W 00 R % /W 00 R0 % /W 00 R % /W 00 R % /W 00 R0 % /W 00 R % /W 00 R % /W 00 0.u V 0% 00 YV 0.u V 0% 00 YV 0.u V 0% 00 YV 0.u V 0% 00 YV 0.u V 0% 00 YV 0.u V 0% 00 YV 0.u V 0% 00 YV 0.u V 0% 00 YV 0.u V 0% 00 YV 0.u V 0% 00 YV 0.u V 0% 00 YV 0 0.u V 0% 00 YV 0.u V 0% 00 YV 0.u V 0% 00 YV 0.u V 0% 00 YV 0 0.u V 0% 00 YV 0 0.u V 0% 00 YV 0 0.u V 0% 00 YV 0 0.u V 0% 00 YV 0 0.u V 0% 00 YV 0.u V 0% 00 YV 0.u V 0% 00 YV 0 0.u V 0% 00 YV 0.u V 0% 00 YV 0 0.u V 0% 00 YV 0 0.u V 0% 00 YV 0.u V 0% 00 YV : (ata/trobe) <,0> M R0 R % /W 00 : (ata/other) <,0> <,0> M_0_R0 M R0 R % /W 00 R0 % /W 00 M(& ontrol) : (M/M) : (M/Other) " < L < " <,0> <,0> M R0 M R0 R % /W 00 R % /W 00 (hip electl) locks : (/) : (/Other) : (K/Other) : (lock/other) " < L < " K : (K/K) L~ " L~ " : (lock/lock#) L~ " L~ " L~0" L~ " <,0> M_Q_R[..0] M_Q_R0 M_Q_R M_Q_R M_Q_R M_Q_R M_Q_R M_Q_R M_Q_R R % /W 00 R % /W 00 R % /W 00 R0 % /W 00 R0 % /W 00 R % /W 00 R % /W 00 R % /W 00 I International omputer, Inc. L.,NO,.,WNW nd R. LINKOU IN, TIPI, TIWN,RO (-)00- P (PN00 VT ) ize ocument Number Rev R PULL UP 0. Monday, January 0, 00 ate: heet of
22 0 P_LK P_L[..0] <> VR near to chip R 0K % /W 00 LVV 0.u V 0% 00 YV 0p 0V ± 0.p 00 NPO(NU) <,,,> 0.u V 0% 00 YV 0p 0V ± 0.p 00 NPO(NU) R 0K % /W 00 0.u V 0% 00 YV LV R P_LK_N.VM VR 0.u V 0% 00 YV 0 P_L0 P_L P_L P_L P_L P_L P_L P_L P_L P_L P_L0 P_L P_L P_L P_L P_L P_L P_L P_L P_L P_L0 P_L P_L P_L >0MIL 00 0.u V 0% 00 YV V 0.u V 0% 00 YV <> <> <> <> <> 0 P_ P_LK P_LK_N P_ P_V 0.u V 0-0% 00 YV 0.u V 0% 00 YV R 0.u V 0% 00 YV 0 PLL LV V LVV U PR RV LKINP RV LKINM N YN N VYN N 0 PIO- PIO- PIO- PIO- 0 RV 0 RV IL ILK 0 L/IT TT TT R_ P UL MN LKP LKM LKP 00 0 LKM P M VR P M P M P PLL M PLL PLL P M 0 P M P LV M LV LV 0P LV 0M 0 V IV V PLLV V PLLV 0 LVV V 0 LVV LVV MOL I VT LV TQP 00PIN VI P_PR RV RV R 0 % /W 00 R (NU)0 % /W 00 INVN R (NU)0 % /W 00 R (NU)0 % /W 00 P_NPV R (NU)0 % /W 00 R 0 % /W 00 R 0 % /W 00 R 0 % /W 00 R 0 % /W 00 R 0 % /W 00 P_IL P_L TT R 0 % /W 00 T P_R_ P_P P_UL P_MN T LV_TXLK_LP <> LV_TXLK_LN <> LV_TXLK_UP T0 LV_TXLK_UN T P M T T0 LV_TXOUT_UP T LV_TXOUT_UN T LV_TXOUT_UP T LV_TXOUT_UN T LV_TXOUT_U0P T LV_TXOUT_U0N T P M IV PLLV V P_MOL 0.u V 0% 00 YV T T LV_TXOUT_LP <> LV_TXOUT_LN <> LV_TXOUT_LP <> LV_TXOUT_LN <> LV_TXOUT_L0P <> LV_TXOUT_L0N <> u 0V 0-0% 00 YV R.K % /W 00 R0 (NU)0 % /W 00 R (NU)0 % /W 00 VM RV R (NU)0 % /W 00 RV R (NU)0 % /W 00 L_PLK <> L_PT <>.VM_LV.VM L 0K-0T0 W R.K % /W 00 L 0K-0T0 ULL WILL V L 0K-0T0 W LVV L 0K-0T0 ULL WILL IV L 0K-0T0 ULL WILL PLLV L 0K-0T0 ULL WILL PLL L 0K-0T0 W L 0K-0T0 ULL WILL LV PLLV 0.u V 0% 00 YV 0.u V 0% 00 YV VM.VM_LV 0.u V 0-0% 00 YV.VM_LV PLL 0.u V 0-0% 00 YV Place? close to NVT PWR 0 % /W 00 PWR 0 % /W 00 R0. Modify for MI <,0,,,0,,,,,,,,,,,,0,,,,,,> VM.VM_LV <,,,>.VM <,,,>.VM R R R0 R R R R R R R K % /W 00.K % /W 00 R P_NPV <> NV Q0 M-T-N NN. 0V OT- IRIL NV <>.K % /W 00.K % /W 00.K % /W 00.K % /W 00.K % /W 00.K % /W 00(NU).K % /W 00 (NU).K % /W 00 W 0 % /W 00 VM <,,,>.VM L M0K-0T0 P_PR P_UL P_IL P_MN P_P P_L P_R_ P_MOL.K % /W 00 (NU).K % /W 00.K % /W 00.K % /W 00 (NU).K % /W 00 (NU).K % /W 00 (NU).K % /W 00(NU).K % /W 00 (NU) R0 R R0 R R R R R <,,,>.VM <> L_MUT <> NKL R0.K % /W 00 <> NV M-T-N NN. 0V OT- IRIL Q IO TKY U 0V 0.0 OT- PIN NMKO <,> LI0 N P IO TKY -0 O- NMKO R.K % /W 00 0.u 0V 0% 0 XR INVN <> TRPPIN P_PR P_UL P_IL P_MN P_P P_L P_R_ P_MOL PULL-UP Pull high (efault) Two hannel I active (efault) Interrupt active (efault) Normal Mode (efault) ingle-nd LK (efault) ailling dge bit Mode (efault) PULL-OWN Reserve ingle hannel (efault) I Inactive Interrupt Inactive Power own Mode ifferential-nd LK Rising dge (efault) bit Mode <,,,,,,,,,,>.VM <,0,,,0,,,,,,,,,,,,0,,,,,,> VM.VM VM I International omputer, Inc. L.,NO,.,WNW nd R. LINKOU IN, TIPI, TIWN,RO (-)00- P (PN00 VT ) ize ocument Number Rev VT & LV onnector 0. 0 Monday, January 0, 00 ate: heet of
First International Computer,Inc Protable Computer Group HW Department
irst International omputer,inc Protable omputer roup W epartment oard name : Mother oard chematic. chematic Page escription : Project : LMR. PI & IRQ & M escription : Version : 0. Initial ate : March,
Διαβάστε περισσότεραFirst International Computer,Inc Portable Computer Group HW Department
irst International omputer,inc Portable omputer roup W epartment oard name : Mother oard chematic. chematic Page escription : Project : LM0W. PI & IRQ & M escription : Version : 0. Initial ate : eb, 00.
Διαβάστε περισσότεραFirst International Computer,Inc Portable Computer Group HW Department
irst International omputer,inc Portable omputer roup W epartment oard name : Mother oard chematic Project : LM. chematic Page escription :. PI & IRQ & M escription : Version : 0. Initial ate : MR, 00.
Διαβάστε περισσότεραFirst International Computer,Inc Protable Computer Group HW Department
First International omputer,inc Protable omputer roup HW epartment oard name : Mother oard chematic. chematic Page escription : Project : T. PI & IRQ & M escription : Version : 0. Initial ate : eptember,
Διαβάστε περισσότεραFirst International Computer,Inc Protable Computer Group HW Department
First International omputer,inc Protable omputer roup HW epartment oard name : Mother oard chematic. chematic Page escription : Project : P(M). PI & IRQ & M escription : Version : 0. Initial ate : ugust
Διαβάστε περισσότεραCOMPONENTS LIST BASE COMPONENTS
ITLIN TEHNOLOGY grifo PPENIX : R SSEMLY The GP F can be ordered in two different mode: completely mounted, tested and ready to use or in assembly kit. In this final condition the user can directly use
Διαβάστε περισσότερα5V/9V/12V Output QC2.0+USB Auto Detect+USB-PD Type-C Application Report ACT4529
FEATURES 5V/9V/12V Output QC2.0+USB Auto Detect+USB-PD Type-C Application Report ACT4529 Wide input voltage range from 6V to 32V Transparent input voltage surge up to 40V QC2.0 decoding, 5V/9V/12V output
Διαβάστε περισσότεραDISPLAY SUPPLY: FILTER STANDBY
ircuit iagrams and PW Layouts. ircuit iagrams and PW Layouts J.0 P. 0 isplay Supply P: ilter Standby MNS NPUT -Vac 00 P-V- V_OT 0 0 0 0 0 0 0 0 SPLY SUPPLY: LT STNY 0 M0 V 0 T,/0V MSU -VOLTS NOML... STNY
Διαβάστε περισσότεραNEC Silicon RFIC Amplifiers Low Power, Wideband & SiGe/SiGeC
NEC Silicon RFIC Amplifiers Low Power, Wideband & SiGe/SiGeC Low Power Amplifiers ELECTRICAL CHARACTERISTICS (TA = 25 C) Range VCC ICC NF Gain RLIN RLOUT PdB ISOL @ 3dB (V) (ma) (dbm) Part down Package
Διαβάστε περισσότεραMonolithic Crystal Filters (M.C.F.)
Monolithic Crystal Filters (M.C.F.) MCF (MONOLITHIC CRYSTAL FILTER) features high quality quartz resonators such as sharp cutoff characteristics, low loss, good inter-modulation and high stability over
Διαβάστε περισσότεραSurface Mount Multilayer Chip Capacitors for Commodity Solutions
Surface Mount Multilayer Chip Capacitors for Commodity Solutions Below tables are test procedures and requirements unless specified in detail datasheet. 1) Visual and mechanical 2) Capacitance 3) Q/DF
Διαβάστε περισσότεραRSDW08 & RDDW08 series
/,, MODEL SELECTION TABLE INPUT ORDER NO. INPUT VOLTAGE (RANGE) NO LOAD INPUT CURRENT FULL LOAD VOLTAGE CURRENT EFFICIENCY (Typ.) CAPACITOR LOAD (MAX.) RSDW08F-03 344mA 3.3V 2000mA 80% 2000μF RSDW08F-05
Διαβάστε περισσότεραMOSFETs. MOSFETs. High Voltage MOSFET (THD Type) Max. Ratings R DS(ON) ( ) Q g (nc) Outline (Unit: mm) Type No.
MOFETs High age MOFET (TH Type) Ratings R (ON) ( ) Q g (nc) BV I P (W) V I V KMB050N60P 60 50 1 0.018 0.022 10 25 32 10 KMB075N75P 75 75 190 0.013 0.017 10 37.5 85 10 KHB95NP 0 9.5 72 0.29 0.36 10 4.75
Διαβάστε περισσότεραApplications. 100GΩ or 1000MΩ μf whichever is less. Rated Voltage Rated Voltage Rated Voltage
Features Rated Voltage: 100 VAC, 4000VDC Chip Size:,,,,, 2220, 2225 Electrical Dielectric Code EIA IEC COG 1BCG Applications Modems LAN / WAN Interface Industrial Controls Power Supply Back-Lighting Inverter
Διαβάστε περισσότεραMultilayer Ceramic Chip Capacitors
FEATURES X7R, X6S, X5R AND Y5V DIELECTRICS HIGH CAPACITANCE DENSITY ULTRA LOW ESR & ESL EXCELLENT MECHANICAL STRENGTH NICKEL BARRIER TERMINATIONS RoHS COMPLIANT SAC SOLDER COMPATIBLE* Temperature Coefficient
Διαβάστε περισσότεραElectrical Specifications at T AMB =25 C DC VOLTS (V) MAXIMUM POWER (dbm) DYNAMIC RANGE IP3 (dbm) (db) Output (1 db Comp.) at 2 f U. Typ.
Surface Mount Monolithic Amplifiers High Directivity, 50Ω, 0.5 to 5.9 GHz Features 3V & 5V operation micro-miniature size.1"x.1" no external biasing circuit required internal DC blocking at RF input &
Διαβάστε περισσότεραTHICK FILM LEAD FREE CHIP RESISTORS
Features Suitable for lead free soldering. Compatible with flow and reflow soldering Applications Consumer Electronics Automotive industry Computer Measurement instrument Electronic watch and camera Configuration
Διαβάστε περισσότεραLS01-15B09SS LS01-15B12SS LS01-15B15SS LS01-15B24SS LS03-15B03SR2S LS03-15B05SR2S LS03-15B09SR2S LS03-15B12SR2S LS03-15B15SR2S LS03-15B24SR2S
LS0 SS & LS0RS _ onverter. W SIP economic LS series.... W High performance & compact size series.... W ~0V wide input voltage LH series.... W 0 Low temperature & high reliability L0_LT series.... 00W LH
Διαβάστε περισσότεραSPBW06 & DPBW06 series
/,, MODEL SELECTION TABLE INPUT ORDER NO. INPUT VOLTAGE (RANGE) NO LOAD INPUT CURRENT FULL LOAD VOLTAGE CURRENT EFFICIENCY (TYP.) CAPACITOR LOAD (MAX.) SPBW06F-03 310mA 3.3V 0 ~ 1500mA 81% 4700μF SPBW06F-05
Διαβάστε περισσότεραPolymer PTC Resettable Fuse: KMC Series
Features 1. RoHS & Halogen-Free (HF) compliant 2. IA size: 0603, 0805, 1206, 1812 3. Hold current ratings from 0.05 to 3A 4. Voltage ratings from 6V computer and electronic applications to 60V 5. Small
Διαβάστε περισσότεραCSR series. Thick Film Chip Resistor Current Sensing Type FEATURE PART NUMBERING SYSTEM ELECTRICAL CHARACTERISTICS
FEATURE Operating Temperature: -55 ~ +155 C 3 Watts power rating in 1 Watt size, 1225 package High purity alumina substrate for high power dissipation Long side terminations with higher power rating PART
Διαβάστε περισσότεραMultilayer Ceramic Chip Capacitors
FEATURES X7R, X6S, X5R AND Y5V DIELECTRICS HIGH CAPACITANCE DENSITY ULTRA LOW ESR & ESL EXCELLENT MECHANICAL STRENGTH NICKEL BARRIER TERMINATIONS RoHS COMPLIANT SAC SOLDER COMPATIBLE* PART NUMBER SYSTEM
Διαβάστε περισσότεραCurrent Sense Metal Strip Resistors (CSMS Series)
Features: Range: 1mΩ to 100mΩ Low TCR as low as 75PPM High power rating Custom Values available RoHS Compliant and Halogen Free Operating Temperature: -55 C to +170 C Part Number Structure CSMS 0805 -
Διαβάστε περισσότεραDigital motor protection relays
Digital motor protection relays Specification DMP -S & DMP -Sa DMP -T & DMP -Ta Model No. DMP06-S/Sa DMP60-S/Sa DMP06-T/Ta DMP60-T/Ta Wiring Screw type Tunnel type Panel mount Unit or Extension Note1)
Διαβάστε περισσότεραData sheet Thick Film Chip Resistor 5% - RS Series 0201/0402/0603/0805/1206
Data sheet Thick Film Chip Resistor 5% - RS Series 0201/0402/0603/0805/1206 Scope -This specification applies to all sizes of rectangular-type fixed chip resistors with Ruthenium-base as material. Features
Διαβάστε περισσότεραCurrent Sensing Chip Resistor
Features -3 atts power rating in 1 att size, 1225 package -Low CR of ±100 PPM/ C -Resistance values from 1m to 1 ohm -High purity alumina substrate for high power dissipation -Long side terminations with
Διαβάστε περισσότεραjqa=mêççìåíë=^âíáéåöéëéääëåü~ñí= =p~~êäêωåâéå= =déêã~åó
L09 cloj=klk=tsvjmosopa jqa=mêççìåíë=^âíáéåöéëéääëåü~ñí= =p~~êäêωåâéå= =déêã~åó 4 16 27 38 49 60 71 82 93 P Éå Ñê ÇÉ áí dbq=ql=hklt=vlro=^mmif^k`b mo pbkq^qflk=ab=slqob=^mm^obfi ibokbk=pfb=feo=dboûq=hbkkbk
Διαβάστε περισσότεραCSK series. Current Sensing Chip Resistor. Features. Applications. Construction FAITHFUL LINK
CSK series Current Sensing Chip Resistor Features» 3 Watts power rating in 1 Watt size, 1225 Package» Low TCR of ±100 PPM/ C» Resistance values from 1m to 1 ohm» High purity alumina substrate for high
Διαβάστε περισσότεραCurrent Sensing Chip Resistor SMDL Series Size: 0201/0402/0603/0805/1206/1010/2010/2512/1225/3720/7520. official distributor of
Product: Current Sensing Chip Resistor SMDL Series Size: 0201/0402/0603/0805/1206/1010/2010/2512/1225/3720/7520 official distributor of Current Sensing Chip Resistor (SMDL Series) 1. Features -3 Watts
Διαβάστε περισσότεραTechnical Specifications
FLX-8X8A Chassis Technical Specifications Modular Input Cards... FLX-BI4, FLX-DI4, FLX-HI4, FLX-RI4 Analog Audio... Balanced or Unbalanced Stereo Audio (20 Hz to 20 khz) Supported Outputs Modular Output
Διαβάστε περισσότεραITU-R BT ITU-R BT ( ) ITU-T J.61 (
ITU-R BT.439- ITU-R BT.439- (26-2). ( ( ( ITU-T J.6 ( ITU-T J.6 ( ( 2 2 2 3 ITU-R BT.439-2 4 3 4 K : 5. ITU-R BT.24 :. ITU-T J.6. : T u ( ) () (S + L = M) :A :B :C : D :E :F :G :H :J :K :L :M :S :Tsy :Tlb
Διαβάστε περισσότεραMetal thin film chip resistor networks
Metal thin film chip resistor networks AEC-Q200 Compliant Features Relative resistance and relative TCR definable among multiple resistors within package. Relative resistance : ±%, relative TCR: ±1ppm/
Διαβάστε περισσότερα(#5 5::%%%$ " (#5 5::%%%$" %
!" "#! " # $ "! "#" "" ""! % %! % " &"#!! "' (%)* (% (%! "' + "',! "' $% " %! "'% " %!"! #!" " $ #!" #$ #! #!#!" -%$!"#!".! "!"#!"! "!" " " "!!" "! %!"!#/ "%! %! #! )0+! *.." )0)!- % 67&* 6**&7*0.8 67&*67&*90&0.8
Διαβάστε περισσότεραSMD Transient Voltage Suppressors
SMD Transient Suppressors Feature Full range from 0 to 22 series. form 4 to 60V RMS ; 5.5 to 85Vdc High surge current ability Bidirectional clamping, high energy Fast response time
Διαβάστε περισσότεραOutput Power: W. Exclusively distributed by Powerstax
R Series, 50-150W Input Ranges : 9-75 VDC : Single - Dual /, / /, / Triple / ±, /, / ±0, Quad ± / ±, ± / : 50-150 W FEATURES General: to 100 Watts Wide Input Range : 10-7dc 2:1 & 3:1 Input Range High Conversion
Διαβάστε περισσότεραSeries AM2DZ 2 Watt DC-DC Converter
s Single output FEATURES: RoHS Compliant Operating temperature -40 o C to + 85 o C Low ripple and noise Pin compatible with multiple manufacturers High efficiency up to 82% Input / Output Isolation 1000,3000,
Διαβάστε περισσότεραTrimmable Thick Film Chip Resistor
rimmable hick ilm Chip Resistor R Series rimmable hick ilm Chip Resistor Scope -his specification applies to all sizes of rectangular-type fixed chip resistors with Ruthenium-base as material. eatures
Διαβάστε περισσότεραDC-DC Constant Current Step-Down LED driver LDD-300L LDD-350L LDD-500L LDD-600L LDD-700L CURRENT RANGE
SPECIFICATION ORDER NO. LDD-00L LDD-0L LDD-00L LDD-00L LDD-700L CURRENT RANGE 00mA 0mA 00mA VOLTAGE RANGE Note. ~ VDC for LDD-00~700L/LW ; ~ 8VDC for LDD-00~700LS CURRENT ACCURACY (Typ.) ±% at VDC input
Διαβάστε περισσότεραThin Film Chip Resistors
FEATURES PRECISE TOLERANCE AND TEMPERATURE COEFFICIENT EIA STANDARD CASE SIZES (0201 ~ 2512) LOW NOISE, THIN FILM (NiCr) CONSTRUCTION REFLOW SOLDERABLE (Pb FREE TERMINATION FINISH) Type Size EIA PowerRating
Διαβάστε περισσότεραThin Film Chip Resistors
FETURES PRECISE TOLERNCE ND TEMPERTURE COEFFICIENT EI STNDRD CSE SIZES (0201 ~ 2512) LOW NOISE, THIN FILM (NiCr) CONSTRUCTION REFLOW SOLDERLE (Pb FREE TERMINTION FINISH) RoHS Compliant includes all homogeneous
Διαβάστε περισσότεραBM1385. Bitcoin Hash ASIC Datasheet. Bitmain Technologies Limited
BM1385 Bitcoin Hash ASIC Datasheet Bitmain Technologies Limited Page 1 of 14 Contents Contents... 1 Revision History... 2 1 Overview... 3 1.1 Features... 3 1.2 Applications... 3 2 Pin Description... 4
Διαβάστε περισσότεραAnti-Corrosive Thin Film Precision Chip Resistor-SMDR Series. official distributor of
Product : Anti-Corrosive Thin Film Precision Chip Resistor-SMDR Series Size : 0402/0603/0805/1206/2010/2512 official distributor of Anti-Corrosive Thin Film Precision Chip Resistor (SMDR Series) 1. Features
Διαβάστε περισσότεραCurrent Sensing Metal Chip Resistor
eatures -SMD designed for automatic insertion -High power rating in small size -Low resistance resistor for current detection -Metal foil construction ensures high reliability and performance with very
Διαβάστε περισσότεραThin Film Chip Resistors
FETURES PRECISE TOLERNCE ND TEMPERTURE COEFFICIENT EI STNDRD CSE SIZES (0201 ~ 2512) LOW NOISE, THIN FILM (NiCr) CONSTRUCTION REFLOW SOLDERLE (Pb FREE TERMINTION FINISH) Type EI Size Power Rating at 70
Διαβάστε περισσότεραMAX-QUALITY ELECTRIC CO; LTD Thin Film Precision Chip Resistors. Data Sheet
Data Sheet Customer: Product: Size: Current Sensing Chip Resistor CS Series 0201/0402/0603/0805/1206/1010/2010/2512 1225/3720/7520 Issued Date: Edition : 12-Nov-10 REV.C5 Current Sensing Chip Resistor
Διαβάστε περισσότεραBulletin 1489 UL489 Circuit Breakers
Bulletin 489 UL489 Circuit Breakers Tech Data 489-A Standard AC Circuit Breaker 489-D DC Circuit Breaker 489-A, AC Circuit Breakers 489-D, DC Circuit Breakers Bulletin 489-A Industrial Circuit Breaker
Διαβάστε περισσότεραVisual Systems Division Technical Bulletin MultiSync MT820/MT1020 Installation Data Desk Top and Ceiling Mount
Visual Systems ivision ontents Notes and Formulas Page 1 Projection istances and Screen Sizes eiling Mount (Lens Wide) Page 2 eiling Mount (Lens Telephoto) Page 3 esktop Setup (Lens Wide) Page 4 esktop
Διαβάστε περισσότεραElectronic Analysis of CMOS Logic Gates
Electronic Analysis of CMOS Logic Gates Dae Hyun Kim EECS Washington State University References John P. Uyemura, Introduction to VLSI Circuits and Systems, 2002. Chapter 7 Goal Understand how to perform
Διαβάστε περισσότερα4. Construction. 5. Dimensions Unit mm
1. Scope This specification applies to all sizes of rectangular-type fixed chip resistors with Ni/Cr as material. 2. Features Tolerance from 0.01%1% Thin film & Ni/Cr Resistor TCR from 5ppm 50ppm for thin
Διαβάστε περισσότεραAxial Film Capacitors Metallized Polyester and Polypropylene
Axial Film Capacitors Metallized Polyester and Polypropylene... your source for the Ultimate in Reliability 1 Table of Contents Part Numbering System 2 Dielectric Characteristics 3 AREM 5 AFEO 6 AFPX 7
Διαβάστε περισσότερα+3V3 Supply. +3V0 Flash + VCCPGMy +2V5 FPGA VCC + FPGA I/O +1V1 FPGA Core. Overview. abaxor engineering GmbH
6 7 8 Supply +V0 Flash + PGMy +V FPG + FPG I/O +V FPG ore Overview 6 7 8 6 7 8 I0NK_ IO H IO P IO L IO J VRFN0 N IO/IFFIO_TX_L9N/IFFOUT_L9N IO/IFFIO_RX_L0N/IFFOUT_L0N/QL J IO/IFFIO_TX_L9P/IFFOUT_L9P/QL
Διαβάστε περισσότεραB37631 K K 0 60
Multilayer Ceramic acitors High; X5R and X7R Chip Ordering code system B37631 K 7 5 K 6 Packaging 6 ^ cardboard tape, 18-mm reel 62 ^ blister tape, 18-mm reel Internal coding acitance tolerance K ^ ± %
Διαβάστε περισσότεραThick Film Chip Resistors
FEATURES STANDARD SIZING 0402 (1/16W), 0603 (1/10W), 0805 (1/8W), 1206 (1/4W), 2010 (1/2W) AND 2512 (1W) HIGH VOLTAGE (100VDC ~ 3,000VDC) HIGH RESISTANCE VALUES (UP TO 100MW) THICK FILM ON ALUMINA SUSTRATE,
Διαβάστε περισσότερα15W DIN Rail Type DC-DC Converter. DDR-15 series. File Name:DDR-15-SPEC
DIN Rail Type DC-DC Converter ± : DIN Rail Type DC-DC Converter SPECIFICATION MODEL OUTPUT INPUT PROTECTION ENVIRONMENT SAFETY & EMC (Note 5) OTHERS DC VOLTAGE RATED CURRENT CURRENT RANGE RATED POWER RIPPLE
Διαβάστε περισσότεραDC-DC Constant Current Step-Down LED driver LDD-300L LDD-350L LDD-500L LDD-600L LDD-700L CURRENT RANGE
SPECIFICATION ORDER NO. LDD-00L LDD-0L LDD-00L LDD-00L LDD-700L CURRENT RANGE 00mA 0mA 00mA 00mA VOLTAGE RANGE Note. ~ VDC for LDD-00~700L/LW ; ~ 8VDC for LDD-00~700LS CURRENT ACCURACY (Typ.) ±% at VDC
Διαβάστε περισσότεραMIL-DTL Micro-D Connector R04J Series Straight to PCB Type
MIL-TL-353 Micro- onnector R4J Series Straight to P Type Specication MIL-TL-353 Micro- onnector nvironment temperature: ~ Vibration: Hz~Hz, 6m/s Random vibration: Power spectrum density.4g Hz root mean
Διαβάστε περισσότεραFERRITES FERRITES' NOTES RAW MATERIAL SPECIFICATION (RMS)
FERRITES' NOTES RW MTERIL SPEIFITION (RMS) Property Unit Pratical Frequency Range MHz Initial Permeability urie Temperature Specific Gravity g/cm 3 Loss Factor @ FREQUENY -6 MHz Temp. oef. of Initial Permeability
Διαβάστε περισσότεραMAX4147ESD PART 14 SO TOP VIEW. Maxim Integrated Products 1 MAX4147 EVALUATION KIT AVAILABLE ; Rev 1; 11/96 V CC V EE OUT+ IN+ R t SENSE IN-
-; Rev ; / EVALUATION KIT AVAILABLE µ µ PART ESD TEMP. RANGE - C to +5 C PPACKAGE SO TOP VIEW V EE V CC SENSE+ SENSE- R t R t R t R t MAX SENSE OUT SENSE+ SENSE- N.C. SHDN N.C. 3 5 R f R G R f 3 VDSL TRANSFORMER
Διαβάστε περισσότεραPrecision Metal Film Fixed Resistor Axial Leaded
Features EIA standard colour-coding Non-Flame type available Low noise and voltage coefficient Low temperature coefficient range Wide precision range in small package Too low or too high ohmic value can
Διαβάστε περισσότεραOverview: Relay Modules
20 Overview: Relay Modules 859 Series 857 Series 788 Series 858 Series 288 and 287 Series 286 Series 789 Series Relays with Changeover Contacts 1 changeover contact Item No. Page Item No. Page Item No.
Διαβάστε περισσότερα(Equipped with static shield, magnetic shieid) (Equipped with magnetic Shieid)
New Power Trnsformer PT-0 PT-310 PT-0 PT-270 PT-260 PT-250 PT-2 PT-2 PT-180 PT-160 PT-150 PT-100 PT-95 PT-60 Specifictions (Equipped wit sttic sield, mgnetic sieid) V-0-280V-3V-360V-7m (450m ;ridge rectifier)
Διαβάστε περισσότερα(Equipped with static shield, magnetic shieid) (Equipped with magnetic Shieid)
Power Trnsformer PT-0 PT-0 PT-270 PT-260 PT-250 PT-2 PT-2 PT-180 PT-160 PT-0 PT-100 PT-95 PT-60 Specifictions (Equipped wit sttic sield, mgnetic sieid) V-0-280V-3V-360V-7m (450m ;ridge rectifier) 75V-0-75V-0.
Διαβάστε περισσότερα15W DIN Rail Type DC-DC Converter. DDR-15 s e r i e s. File Name:DDR-15-SPEC
DIN Rail Type DC-DC Converter ± : DIN Rail Type DC-DC Converter SPECIFICATION MODEL OUTPUT INPUT PROTECTION ENVIRONMENT SAFETY & EMC (Note 5) OTHERS NOTE DC VOLTAGE RATED CURRENT CURRENT RANGE RATED POWER
Διαβάστε περισσότεραAT Surface Mount Package SOT-363 (SC-70) I I Y. Pin Connections B 1 C 1 E 1 E 2 C 2 B , 7:56 PM
AT-3263 Surface Mount Package SOT-363 (SC-7) I I Y Pin Connections B 1 C 1 E 1 E 2 C 2 B 2 Page 1 21.4., 7:6 PM Absolute Maximum Ratings [1] Absolute Thermal Resistance [2] : Symbol Parameter Units Maximum
Διαβάστε περισσότεραIXBH42N170 IXBT42N170
High Voltage, High Gain BIMOSFET TM Monolithic Bipolar MOS Transistor IXBH42N17 IXBT42N17 S 9 = 1 = 42A (sat) 2.8V Symbol Test Conditions Maximum Ratings TO-247 (IXBH) S = 25 C to 15 C 17 V V CGR = 25
Διαβάστε περισσότεραLTC RO R 2 RE 3 DE 1 RO 2 3 DE 4 DI 2000 FEET OF TWISTED-PAIR WIRE 7 RECEIVER INPUT DI. 4.7nF RO
µ µ µ LTC1487 µ µ TYPICL PPLICTI UO LTC1487 LTC1487 1 2 E 3 7 4 D 6 12Ω 2 FEET OF TWISTED-PI WIE 33Ω 7 12Ω 6 D 1 2 E 3 4 ECEIVE INPUT 4.7nF EQUIVLENT LOD OF 256 LTC1487 TNSCEIVES LTC1487 T1 LTC1487 T2
Διαβάστε περισσότεραDevelopment and Verification of Multi-Level Sub- Meshing Techniques of PEEC to Model High- Speed Power and Ground Plane-Pairs of PFBS
Rose-Hulman Institute of Technology Rose-Hulman Scholar Graduate Theses - Electrical and Computer Engineering Graduate Theses Spring 5-2015 Development and Verification of Multi-Level Sub- Meshing Techniques
Διαβάστε περισσότεραSummary of Specifications
Snap Mount Large High CV High Ripple 85 C Temperature The series capacitors are the standard 85 C, large capacitance, snap-in capacitors from United Chemi-Con. The load life for the series is 2,000 hours
Διαβάστε περισσότεραChilisin Electronics Singapore Pte Ltd
hilisin Electronics ingapore Pte Ltd High urrent hip Beads, PBY eries Feature: Our MD High urrent hips Beads is specially designed to with tand large urrents while providing a means of EMI/RFI attenuation
Διαβάστε περισσότεραSmaller. 6.3 to 100 After 1 minute's application of rated voltage at 20 C, leakage current is. not more than 0.03CV or 4 (µa), whichever is greater.
Low Impedance, For Switching Power Supplies Low impedance and high reliability withstanding 5000 hours load life at +05 C (3000 / 2000 hours for smaller case sizes as specified below). Capacitance ranges
Διαβάστε περισσότεραRC series Thick Film Chip Resistor
RC series Thick Film Chip Resistor Features» Small size and light weight» Compatible with wave and reflow soldering» Suitable for lead free soldering» RoHS compliant & Halogen Free Applications Configuration»
Διαβάστε περισσότεραCeramic PTC Thermistor Overload Protection
FEATURES compliant CPTD type are bare disc type CPTL type are leaded Low, medium and high voltage ratings Low resistance; Small size No need to reset supply after overload No noise generated Stable over
Διαβάστε περισσότεραAnti-Corrosive Thin Film Precision Chip Resistor (PR Series)
(PR Series) Features -Long term life stability and demonstrated the Anti Corrosion claims -Special passivated NiCr film for Anti-Acid and Anti-Damp -Tight tolerance down to ±0.1% -Extremely low TCR down
Διαβάστε περισσότεραGAUGE BLOCKS. Grade 0 Tolerance for the variation in length. Limit deviation of length. ± 0.25μm. 0.14μm ±0.80μm. ± 1.90μm. ± 0.40μm. ± 1.
GAUGE BLOCKS Accuracy according to ISO650 Nominal length (mm) Limit deviation of length Grade 0 Tolerance for the variation in length Grade Grade Grade Grade 2 Limit deviations of Tolerance for the Limit
Διαβάστε περισσότεραT1/CEPT/ISDN-Pri Transformers
IRELESS I sales@eddywireless.com T//ISDN-Pri Transformers Dual SMT package Isolation voltage: 00 Vrms For - part add suffix NLE For - part add suffix NL For detail of Compliance,please refer to Page 00//EC
Διαβάστε περισσότερα1951 {0, 1} N = N \ {0} n m M n, m N F x i = (x i 1,..., xi m) x j = (x 1 j,..., xn j ) i j M M i j x i j m n M M M M T f : F m F f(m) f M (f(x 1 1,..., x1 m),..., f(x n 1,..., xn m)) T R F M R M R x
Διαβάστε περισσότεραMelf Carbon Film Resistor MMC Series
Melf Resistor Melf Carbon Film Resistor MMC Series Coating color: Beige Features - Tolerance up to ±2%. - Wide resistance range:1ω to 10MΩ. Type Dimension TYPE L D C S 0102 2.00±0.10 1.30±0.10 0.55±0.10
Διαβάστε περισσότεραULX Wireless System USER GUIDE SUPPLEMENT RENSEIGNEMENT SUPPLÉMENTAIRES INFORMACION ADICIONAL. M1 ( MHz)
ULX Wireless System USER GUIDE SUPPLEMENT RENSEIGNEMENT SUPPLÉMENTAIRES INFORMACION ADICIONAL M1 (662 698 MHz) 2003, Shure Incorporated 27B8733A (Rev. 4) Printed in U.S.A. SPECIFICATIONS ULX1 Transmitter
Διαβάστε περισσότερα1000 VDC 1250 VDC 125 VAC 250 VAC J K 125 VAC, 250 VAC
Metallized Polyester Film Capacitor Type: ECQE(F) Non-inductive construction using metallized Polyester film with flame retardant epoxy resin coating Features Self-healing property Excellent electrical
Διαβάστε περισσότεραALUMINUM ELECTROLYTIC CAPACITORS LKG
Lug / Snap-in Terminal Type, For Audio Equipment Disigned for high grade audio equipment, giving priority to high fidelity sound quality. The variation expansion of the. TYPE-: The low profile high tone
Διαβάστε περισσότεραΚΥΠΡΙΑΚΟΣ ΣΥΝΔΕΣΜΟΣ ΠΛΗΡΟΦΟΡΙΚΗΣ CYPRUS COMPUTER SOCIETY 21 ος ΠΑΓΚΥΠΡΙΟΣ ΜΑΘΗΤΙΚΟΣ ΔΙΑΓΩΝΙΣΜΟΣ ΠΛΗΡΟΦΟΡΙΚΗΣ Δεύτερος Γύρος - 30 Μαρτίου 2011
Διάρκεια Διαγωνισμού: 3 ώρες Απαντήστε όλες τις ερωτήσεις Μέγιστο Βάρος (20 Μονάδες) Δίνεται ένα σύνολο από N σφαιρίδια τα οποία δεν έχουν όλα το ίδιο βάρος μεταξύ τους και ένα κουτί που αντέχει μέχρι
Διαβάστε περισσότεραModbus basic setup notes for IO-Link AL1xxx Master Block
n Modbus has four tables/registers where data is stored along with their associated addresses. We will be using the holding registers from address 40001 to 49999 that are R/W 16 bit/word. Two tables that
Διαβάστε περισσότεραProject: 296 File: Title: CMC-E-600 ICD Doc No: Rev 2. Revision Date: 15 September 2010
Project: 296 File: Title: CMC-E-600 ICD Doc No: 21029100-406 Rev 2. Revision Date: 15 September 2010 Contract No.: Revisions Table ECR/ECN LTR Description Date 0 Pre Contract draft 29 July 2010 1 Replace
Διαβάστε περισσότεραISM 868 MHz Ceramic Antenna Ground cleared under antenna, clearance area mm x 8.25 mm. Pulse Part Number: W3013
W0 Datasheet version.. Ceramic Antenna. (0/08). Ceramic Antenna Ground cleared under antenna, clearance area 0.80 mm x 8.5 mm. Pulse Part Number: W0 Features - Omni directional radiation - Low profile
Διαβάστε περισσότεραNMBTC.COM /
Common Common Vibration Test:... Conforms to JIS C 60068-2-6, Amplitude: 1.5mm, Frequency 10 to 55 Hz, 1 hour in each of the X, Y and Z directions. Shock Test:...Conforms to JIS C 60068-2-27, Acceleration
Διαβάστε περισσότεραPCB Footprint Library
PCB Tantalum Capacitors EIA Standard Low Inductance MLCs Chip Film Capacitors SuperCaps Filters TVS Diodes Couplers Crossovers Inductors Timing Devices Resistive Products http://www.avx.com Tantalum Capacitors
Διαβάστε περισσότεραRT-178 / ARC-27 All schematics
RT / ARC All schematics J I K P0 L A B M C P N D O E H G F P0 RT /ARC F L P0 A C D G J M P S B E K R H N SQ OFF GUARD REC MOD I k I B E i DRVR I g FINAL I g I ant SQ OFF MAIN REC SENS PHONE METER MIC SENS
Διαβάστε περισσότεραFirst Sensor Quad APD Data Sheet Part Description QA TO Order #
Responsivity (/W) First Sensor Quad PD Data Sheet Features Description pplication Pulsed 16 nm laser detection RoHS 211/65/EU Light source positioning Laser alignment ø mm total active area Segmented in
Διαβάστε περισσότεραΨΗΦΙΑΚΟ ΠΕ ΙΟΜΕΤΡΟ TRIMAX SM 2500
ΨΗΦΙΑΚΟ ΠΕ ΙΟΜΕΤΡΟ TRIMAX SM 2500 ΤΕΧΝΙΚΟ ΕΓΧΕΙΡΙ ΙΟ www.trimaxmeters.com Παρακαλούµε διαβάστε το εγχειρίδιο αυτό προσεκτικά πριν χρησιµοποιήσετε το πεδιόµετρο για πρώτη φορά. Τα τεχνικά χαρακτηριστικά
Διαβάστε περισσότερα2. Laser Specifications 2 1 Specifications IK4301R D IK4401R D IK4601R E IK4101R F. Linear Linear Linear Linear
2. Laser Specifications 2 1 Specifications IK4301R D IK4401R D IK4601R E IK4101R F 441.6 441.6 441.6 441.6 30 50 70 100 TEM00 TEM00 TEM00 TEM00 BEAM DIAMETER ( 1/e2) 1.1 1.1 1.2 1.2 0.5 0.5 0.5 0.4 RATIO
Διαβάστε περισσότεραThin Film Precision Chip Resistor-AR Series
hin Film Precision Chip Resistor-AR Series Construction L D1 3 4 5 6 D2 9 8 7 1 2 1 Alumina Substrate 4 Edge Electrode (NiCr) 7 Resistor Layer (NiCr) 2 Bottom Electrode (Ag) 5 Barrier Layer (Ni) 8 Overcoat
Διαβάστε περισσότεραInstruction Execution Times
1 C Execution Times InThisAppendix... Introduction DL330 Execution Times DL330P Execution Times DL340 Execution Times C-2 Execution Times Introduction Data Registers This appendix contains several tables
Διαβάστε περισσότεραΚΑΤΑΛΟΓΟΣ ΠΡΟΪΟΝΤΩΝ. www.valcom.gr ΚΑΤΑΛΟΓΟΣ ΠΡΟΪΟΝΤΩΝ. βιοµηχανικός ηλεκτρολογικός εξοπλισµός
ΚΑΤΑΛΟΓΟΣ ΠΡΟΪΟΝΤΩΝ Μείνετε ενηµερωµένοι για όσα κάνουµε. Συναναστραφείτε µαζί µας στο facebook. βιοµηχανικός ηλεκτρολογικός εξοπλισµός ΚΑΤΑΛΟΓΟΣ ΠΡΟΪΟΝΤΩΝ 2015 www.valcom.gr ΌΡΟΙ ΠΩΛΗΣΗΣ Οι τιμές τιμοκαταλόγου
Διαβάστε περισσότεραSpare Parts. Cartridges. Chipbreakers Wrenches / Spanners Springs / Washers / Plugs / Nuts / Punches
1~20 Screws ins Shims artridges lamps lamp Sets hipbreakers Wrenches / Spanners Springs / Washers / lugs / Nuts / unches 2~6 7 8~11 12 13 14~15 16 17~18 19 1 Screws escription imension (mm) ngle ( ) H
Διαβάστε περισσότεραLS series ALUMINUM ELECTROLYTIC CAPACITORS CAT.8100D. Specifications. Drawing. Type numbering system ( Example : 200V 390µF)
Snap-in Terminal Type, 85 C Standard Withstanding 3000 hours application of rated ripple current at 85 C. Compliant to the RoHS directive (2011/65/EU). LS Smaller LG Specifications Item Category Temperature
Διαβάστε περισσότεραΓρήγορες οδηγίες EL500 SE
Γρήγορες οδηγίες EL500 E Σύνδεση των επιστροφών στα μπουτόν. Συνδέστε την φύσα των επιστροφών στην υποδοχή CN6 που βρίσκετε στην πλακέτα EL500. Το καλώδιο έχει 10 επαφές (P1 έως P8, B και το CP). Οι παραπάνω
Διαβάστε περισσότεραNo item Digit Description Series Reference (1) Meritek Series SI Signal Inductor LI: Leaded Inductor PI: Power Inductor
PART NUMBERING SYSTEM SI F 0805 K 780 F (1) (2) (3) (4) (5) (6) No item Digit Description Series Reference (1) Meritek Series SI Signal Inductor LI: Leaded Inductor PI: Power Inductor (2) Type F Ferrite
Διαβάστε περισσότεραNo Item Code Description Series Reference (1) Meritek Series CRA Thick Film Chip Resistor AEC-Q200 Qualified Type
Qualified FEATURE Excellent Mechanical Strength and Electrical Stability Ideal for Pick and Place Machinery Stable High Frequency Characteristics Miniature, High Board Density Equivalent Specification
Διαβάστε περισσότεραA, B. Before installation of the foam parts (A,B,C,D) into the chambers we put silicone around. We insert the foam parts in depth shown on diagram.
Corner Joints Machining, Frame edge sealing. Page ID: frame01 D D C A, B A C B C A 20 60 Before installation of the foam parts (A,B,C,D) into the chambers we put silicone around. We insert the foam parts
Διαβάστε περισσότεραichip CO2128 with EBI Flash and Siemens HC25 GSM Modem
Reference Design ichip CO with EBI Flash and Siemens HC GSM Modem Revision History Version Date Description.0 May 00 Initial version.0 September 00 Changed from Mb Flash to Mb Flash Introduction This Reference
Διαβάστε περισσότερα